The SCEAS System
Navigation Menu

Search the dblp DataBase


Shouli Yan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jianhua Gan, Shouli Yan, Jacob A. Abraham
    Effects of noise and nonlinearity on the calibration of a non-binary capacitor array in a successive approximation analog-to-digital converter. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:292-297 [Conf]
  2. Jianhua Gan, Shouli Yan, Jacob A. Abraham
    Design and modeling of a 16-bit 1.5MSPS successive approximation ADC with non-binary capacitor array. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2003, pp:161-164 [Conf]
  3. Byung Geun Lee, Shouli Yan
    A new ratio-independent A/D conversion technique for high-resolution pipeline A/D converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:1960-1963 [Conf]
  4. Shouli Yan, Jingyu Hu, Tongyu Song
    Novel and robust constant-g/sub m/ technique for rail-to-rail CMOS amplifier input stages. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2563-2566 [Conf]
  5. Shouli Yan, Jingyu Hu, Tongyu Song, Edgar Sánchez-Sinencio
    A constant-g/sub m/ rail-to-rail op amp input stage using dynamic current scaling technique. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2567-2570 [Conf]
  6. Shouli Yan, Jingyu Hu, Tongyu Song, Edgar Sánchez-Sinencio
    Constant-g/sub m/ techniques for rail-to-rail CMOS amplifier input stages: a comparative study. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2571-2574 [Conf]
  7. Feng Zhu, Shouli Yan, Jingyu Hu, Edgar Sánchez-Sinencio
    Feedforward reversed nested Miller compensation techniques for three-stage amplifiers. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2575-2578 [Conf]
  8. Bo Xia, Shouli Yan, E. Sanchez-Sinencio
    An auto-tuning structure for continuous time sigma-delta AD converter and high precision filters. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:593-596 [Conf]
  9. Tongyu Song, Shouli Yan
    A Robust Rail-to-Rail Input Stage with Constant-gm and Constant Slew Rate Using a Novel Level Shifter. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:477-480 [Conf]
  10. Gonggui Xu, Shouli Yan
    An improved frequency and phase synthesis architecture. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  11. A digital background calibration method for mash /spl Sigma/-/spl Delta/ modulators by using coefficient estimation. [Citation Graph (, )][DBLP]

Search in 0.003secs, Finished in 0.004secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002