The SCEAS System
| |||||||

## Search the dblp DataBase
Jaijeet S. Roychowdhury:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Praveen Ghanta, Zheng Li, Jaijeet S. Roychowdhury
**Analytical expressions for phase noise eigenfunctions of LC oscillators.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 2004, pp:175-180 [Conf] - Prashant Goyal, Xiaolue Lai, Jaijeet S. Roychowdhury
**A fast methodology for first-time-correct design of PLLs using nonlinear phase-domain VCO macromodels.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:291-296 [Conf] - Xiaolue Lai, Jaijeet S. Roychowdhury
**Fast simulation of large networks of nanotechnological and biochemical oscillators for investigating self-organization phenomena.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:273-278 [Conf] - Xiaolue Lai, Jaijeet S. Roychowdhury
**Macromodelling oscillators using Krylov-subspace methods.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:527-532 [Conf] - Xiaolue Lai, Yayun Wan, Jaijeet S. Roychowdhury
**Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop non-idealities and supply noise.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:459-464 [Conf] - Onuttom Narayan, Jaijeet S. Roychowdhury
**Analysing Forced Oscillators with Multiple Time Scales.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 1999, pp:57-60 [Conf] - Jaijeet S. Roychowdhury
**Reduced-Order Modelling of Time-Varying Systems.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 1999, pp:53-56 [Conf] - Alper Demir, Amit Mehrotra, Jaijeet S. Roychowdhury
**Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation.**[Citation Graph (0, 0)][DBLP] DAC, 1998, pp:26-31 [Conf] - Ning Dong, Jaijeet S. Roychowdhury
**Piecewise polynomial nonlinear model reduction.**[Citation Graph (0, 0)][DBLP] DAC, 2003, pp:484-489 [Conf] - Ning Dong, Jaijeet S. Roychowdhury
**Automated nonlinear Macromodelling of output buffers for high-speed digital applications.**[Citation Graph (0, 0)][DBLP] DAC, 2005, pp:51-56 [Conf] - Al Dunlop, Alper Demir, Peter Feldmann, Sharad Kapur, David E. Long, Robert C. Melville, Jaijeet S. Roychowdhury
**Tools and Methodology for RF IC Design.**[Citation Graph (0, 0)][DBLP] DAC, 1998, pp:414-420 [Conf] - Xiaolue Lai, Jaijeet S. Roychowdhury
**A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators.**[Citation Graph (0, 0)][DBLP] DAC, 2006, pp:1017-1022 [Conf] - Ting Mei, Jaijeet S. Roychowdhury
**A robust envelope following method applicable to both non-autonomous and oscillatory circuits.**[Citation Graph (0, 0)][DBLP] DAC, 2006, pp:1029-1034 [Conf] - Ting Mei, Jaijeet S. Roychowdhury, Todd S. Coffey, Scott A. Hutchinson, David M. Day
**Robust, stable time-domain methods for solving MPDEs of fast/slow systems.**[Citation Graph (0, 0)][DBLP] DAC, 2004, pp:848-853 [Conf] - Onuttom Narayan, Jaijeet S. Roychowdhury
**Multi-Time Simulation of Voltage-Controlled Oscillators.**[Citation Graph (0, 0)][DBLP] DAC, 1999, pp:629-634 [Conf] - Jaijeet S. Roychowdhury
**A time-domain RF steady-state method for closely spaced tones.**[Citation Graph (0, 0)][DBLP] DAC, 2002, pp:510-513 [Conf] - Jaijeet S. Roychowdhury
**Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits.**[Citation Graph (0, 0)][DBLP] DAC, 1997, pp:269-274 [Conf] - Jaijeet S. Roychowdhury, Robert C. Melville
**Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits.**[Citation Graph (0, 0)][DBLP] DAC, 1996, pp:286-291 [Conf] - Jaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson
**Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time.**[Citation Graph (0, 0)][DBLP] DAC, 1992, pp:75-80 [Conf] - Jaijeet S. Roychowdhury, Donald O. Pederson
**Efficient Transient Simulation of Lossy Interconnect.**[Citation Graph (0, 0)][DBLP] DAC, 1991, pp:740-745 [Conf] - Yayun Wan, Jaijeet S. Roychowdhury
**Operator-based model-order reduction of linear periodically time-varying systems.**[Citation Graph (0, 0)][DBLP] DAC, 2005, pp:391-396 [Conf] - Ting Mei, Jaijeet S. Roychowdhury
**Efficient AC analysis of oscillators using least-squares methods.**[Citation Graph (0, 0)][DBLP] DATE, 2006, pp:263-268 [Conf] - Piet Wambacq, Gerd Vandersteen, Joel R. Phillips, Jaijeet S. Roychowdhury, Wolfgang Eberle, Baolin Yang, David E. Long, Alper Demir
**CAD for RF circuits.**[Citation Graph (0, 0)][DBLP] DATE, 2001, pp:520-529 [Conf] - Zhe Wang, Rajeev Murgai, Jaijeet S. Roychowdhury
**Automated, Accurate Macromodelling of Digital Aggressors for Power/Ground/Substrate Noise Prediction.**[Citation Graph (0, 0)][DBLP] DATE, 2004, pp:824-829 [Conf] - Kapil D. Boianapally, Ting Mei, Jaijeet S. Roychowdhury
**A multi-harmonic probe technique for computing oscillator steady states.**[Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:610-613 [Conf] - Alper Demir, David E. Long, Jaijeet S. Roychowdhury
**Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices.**[Citation Graph (0, 0)][DBLP] ICCAD, 2000, pp:283-288 [Conf] - Peter Feldmann, Jaijeet S. Roychowdhury
**Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm.**[Citation Graph (0, 0)][DBLP] ICCAD, 1996, pp:295-300 [Conf] - Sharad Kapur, David E. Long, Jaijeet S. Roychowdhury
**Efficient time-domain simulation of frequency-dependent elements.**[Citation Graph (0, 0)][DBLP] ICCAD, 1996, pp:569-573 [Conf] - Xiaolue Lai, Jaijeet S. Roychowdhury
**Automated oscillator macromodelling techniques for capturing amplitude variations and injection locking.**[Citation Graph (0, 0)][DBLP] ICCAD, 2004, pp:687-694 [Conf] - Ting Mei, Jaijeet S. Roychowdhury
**An efficient and robust technique for tracking amplitude and frequency envelopes in oscillators.**[Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:599-603 [Conf] - Ting Mei, Jaijeet S. Roychowdhury
**Oscillator-AC: restoring rigour to linearized small-signal analysis of oscillators.**[Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:604-609 [Conf] - Jaijeet S. Roychowdhury
**Making Fourier-envelope simulation robust.**[Citation Graph (0, 0)][DBLP] ICCAD, 2002, pp:240-245 [Conf] - Jaijeet S. Roychowdhury
**Reduced-order modelling of linear time-varying systems.**[Citation Graph (0, 0)][DBLP] ICCAD, 1998, pp:92-95 [Conf] - Jaijeet S. Roychowdhury, Alper Demir
**Estimating noise in RF systems.**[Citation Graph (0, 0)][DBLP] ICCAD, 1998, pp:199-202 [Conf] - Jaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson
**An Impulse-Response Based Linear Time-Complexity Algorithm for Lossy Interconnect Simulation.**[Citation Graph (0, 0)][DBLP] ICCAD, 1991, pp:62-65 [Conf] - Xiaolue Lai, Jaijeet S. Roychowdhury
**TP-PPV: piecewise nonlinear, time-shifted oscillator macromodel extraction for fast, accurate PLL simulation.**[Citation Graph (0, 0)][DBLP] ICCAD, 2006, pp:269-274 [Conf] - Ting Mei, Jaijeet S. Roychowdhury
**PPV-HB: harmonic balance for oscillator/PLL phase macromodels.**[Citation Graph (0, 0)][DBLP] ICCAD, 2006, pp:283-288 [Conf] - Zhe Wang, Rajeev Murgai, Jaijeet S. Roychowdhury
**Macromodeling of digital libraries for substrate noise analysis.**[Citation Graph (0, 0)][DBLP] ISCAS (5), 2004, pp:516-519 [Conf] - J. Roychowdhury
**Theory and algorithms for RF sensitivity computation.**[Citation Graph (0, 0)][DBLP] ISCAS (5), 2002, pp:225-228 [Conf] - Jaijeet S. Roychowdhury
**Optical Systems 101 for EDA Practitioners.**[Citation Graph (0, 0)][DBLP] IWLS, 2002, pp:397- [Conf] - Alper Demir, David E. Long, Jaijeet S. Roychowdhury
**Computing Phase Noise Eigenfunctions Directly from Harmonic Balance/Shooting Matrices.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2001, pp:283-0 [Conf] - Laurence Nagel, Jaijeet S. Roychowdhury
**Computer-aided Design of RF Communication Systems: Techniques and Challenges.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2000, pp:6- [Conf] - Onuttom Narayan, Jaijeet S. Roychowdhury
**Analyzing Forced Oscillators with Multiple Time Scales.**[Citation Graph (0, 0)][DBLP] VLSI Design, 1999, pp:621-0 [Conf] - Jaijeet S. Roychowdhury
**Algorithmic Macromodelling Methods for Mixed-Signal Systems.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2004, pp:141-0 [Conf] - Jaijeet S. Roychowdhury
**Exact Analytical Equations for Predicting Nonlinear Phase Errors and Jitter in Ring Oscillators.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2005, pp:516-521 [Conf] - Sachin S. Sapatnekar, Jaijeet S. Roychowdhury, Ramesh Harjani
**High-Speed Interconnect Technology: On-Chip and Off-Chip.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2005, pp:7-0 [Conf] - Alper Demir, Jaijeet S. Roychowdhury
**A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:2, pp:188-197 [Journal] - Ting Mei, Jaijeet S. Roychowdhury, Todd S. Coffey, Scott A. Hutchinson, David M. Day
**Robust, stable time-domain methods for solving MPDEs of fast/slow systems.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:2, pp:226-239 [Journal] - Jaijeet S. Roychowdhury, Robert C. Melville
**Delivering global DC convergence for large mixed-signal circuits via homotopy/continuation methods.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:1, pp:66-78 [Journal] - Jaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson
**Algorithms for the transient simulation of lossy interconnect.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:1, pp:96-104 [Journal] - Zhe Wang, Rajeev Murgai, Jaijeet S. Roychowdhury
**ADAMIN: automated, accurate macromodeling of digital aggressors for power and ground supply noise prediction.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:1, pp:56-64 [Journal] - Jaijeet Roychowdhury
**Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations.**[Citation Graph (0, 0)][DBLP] DAC, 2007, pp:574-575 [Conf] - Shweta Srivastava, Jaijeet S. Roychowdhury
**Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations.**[Citation Graph (0, 0)][DBLP] DAC, 2007, pp:136-141 [Conf] - Zhichun Wang, Xiaolue Lai, Jaijeet Roychowdhury
**PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels.**[Citation Graph (0, 0)][DBLP] DAC, 2007, pp:142-147 [Conf] - Shweta Srivastava, Jaijeet S. Roychowdhury
**Rapid and accurate latch characterization via direct Newton solution of setup/hold times.**[Citation Graph (0, 0)][DBLP] DATE, 2007, pp:1006-1011 [Conf] **Automated Extraction of Accurate Delay/Timing Macromodels of Digital Gates and Latches using Trajectory Piecewise Methods.**[Citation Graph (, )][DBLP]**An efficient, fully nonlinear, variability-aware non-monte-carlo yield estimation procedure with applications to SRAM cells and ring oscillators.**[Citation Graph (, )][DBLP]**Advanced tools for simulation and design of oscillators/PLLs.**[Citation Graph (, )][DBLP]**Gen-Adler: the Generalized Adler's equation for injection locking analysis in oscillators.**[Citation Graph (, )][DBLP]**From Transistor to PLL - Analogue Design and EDA Methods.**[Citation Graph (, )][DBLP]**Comprehensive procedure for fast and accurate coupled oscillator network simulation.**[Citation Graph (, )][DBLP]**Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems.**[Citation Graph (, )][DBLP]**Efficient Multiscale Simulations of Circadian Rhythms Using Automated Phase Macomodelling Techniques.**[Citation Graph (, )][DBLP]
Search in 0.005secs, Finished in 0.008secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |