Search the dblp DataBase

Publications of Author

1. Carlos Morra, Jürgen Becker, Mauricio Ayala-Rincón, Reiner W. Hartenstein
   FELIX: Using Rewriting-Logic for Generating Functionally Equivalent Implementations. [Citation Graph (0, 0)][DBLP]
   FPL, 2005, pp:25-30 [Conf]
   
2. Carlos Morra, M. Sackmann, Jürgen Becker, Reiner W. Hartenstein
   Using Rewriting Logic to Generate Different Implementations of Polynomial Approximations in Coarse-Grained Architectures. [Citation Graph (0, 0)][DBLP]
   ReCoSoC, 2006, pp:46-51 [Conf]
   
3. Carlos Morra, M. Sackmann, Sunil Shukla, Jürgen Becker, Reiner W. Hartenstein
   From Equation to VHDL: Using Rewriting Logic for Automated Function Generation. [Citation Graph (0, 0)][DBLP]
   FPL, 2006, pp:1-4 [Conf]
   
4. Carlos Morra
   Configware Design Space Exploration Using Rewriting Logic. [Citation Graph (0, 0)][DBLP]
   FPL, 2006, pp:1-2 [Conf]
   
5. Carlos Morra, João M. P. Cardoso, Jürgen Becker
   Using Rewriting Logic to Match Patterns of Instructions from a Compiler Intermediate Form to Coarse-Grained Processing Elements. [Citation Graph (0, 0)][DBLP]
   IPDPS, 2007, pp:1-8 [Conf]
   
6. 
   Combining Rewriting-Logic, Architecture Generation, and Simulation to Exploit Coarse-Grained Reconfigurable Architectures. [Citation Graph (, )][DBLP]
   
   
7. 
   Retargeting, Evaluating, and Generating Reconfigurable Array-Based Architectures. [Citation Graph (, )][DBLP]