The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Carlos Morra: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Carlos Morra, Jürgen Becker, Mauricio Ayala-Rincón, Reiner W. Hartenstein
    FELIX: Using Rewriting-Logic for Generating Functionally Equivalent Implementations. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:25-30 [Conf]
  2. Carlos Morra, M. Sackmann, Jürgen Becker, Reiner W. Hartenstein
    Using Rewriting Logic to Generate Different Implementations of Polynomial Approximations in Coarse-Grained Architectures. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2006, pp:46-51 [Conf]
  3. Carlos Morra, M. Sackmann, Sunil Shukla, Jürgen Becker, Reiner W. Hartenstein
    From Equation to VHDL: Using Rewriting Logic for Automated Function Generation. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-4 [Conf]
  4. Carlos Morra
    Configware Design Space Exploration Using Rewriting Logic. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-2 [Conf]
  5. Carlos Morra, João M. P. Cardoso, Jürgen Becker
    Using Rewriting Logic to Match Patterns of Instructions from a Compiler Intermediate Form to Coarse-Grained Processing Elements. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-8 [Conf]

  6. Combining Rewriting-Logic, Architecture Generation, and Simulation to Exploit Coarse-Grained Reconfigurable Architectures. [Citation Graph (, )][DBLP]


  7. Retargeting, Evaluating, and Generating Reconfigurable Array-Based Architectures. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002