Search the dblp DataBase
Robert P. Dick :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Zhenyu (Peter) Gu , Yonghong Yang , Jia Wang , Robert P. Dick , Li Shang TAPHS: thermal-aware unified physical-level and high-level synthesis. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 2006, pp:879-885 [Conf ] Lan S. Bai , Lei Yang , Robert P. Dick Automated compile-time and run-time techniques to increase usable memory in MMU-less embedded systems. [Citation Graph (0, 0)][DBLP ] CASES, 2006, pp:125-135 [Conf ] Robert P. Dick , David L. Rhodes , Wayne Wolf TGFF: task graphs for free. [Citation Graph (0, 0)][DBLP ] CODES, 1998, pp:97-101 [Conf ] Lei Yang , Robert P. Dick , Haris Lekatsas , Srimat T. Chakradhar CRAMES: compressed RAM for embedded systems. [Citation Graph (0, 0)][DBLP ] CODES+ISSS, 2005, pp:93-98 [Conf ] Ai-Hsin Liu , Robert P. Dick Automatic run-time extraction of communication graphs from multithreaded applications. [Citation Graph (0, 0)][DBLP ] CODES+ISSS, 2006, pp:46-51 [Conf ] Robert P. Dick , Ganesh Lakshminarayana , Anand Raghunathan , Niraj K. Jha Power analysis of embedded operating systems. [Citation Graph (0, 0)][DBLP ] DAC, 2000, pp:312-315 [Conf ] Zhenyu (Peter) Gu , Jia Wang , Robert P. Dick , Hai Zhou Incremental exploration of the combined physical and behavioral design space. [Citation Graph (0, 0)][DBLP ] DAC, 2005, pp:208-213 [Conf ] Lei Yang , Haris Lekatsas , Robert P. Dick High-performance operating system controlled memory compression. [Citation Graph (0, 0)][DBLP ] DAC, 2006, pp:701-704 [Conf ] Ying Zhang , Robert P. Dick , Krishnendu Chakrabarty Energy-aware deterministic fault tolerance in distributed real-time embedded systems. [Citation Graph (0, 0)][DBLP ] DAC, 2004, pp:550-555 [Conf ] Robert P. Dick , Niraj K. Jha MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis. [Citation Graph (0, 0)][DBLP ] DATE, 1999, pp:263-270 [Conf ] Yonghong Yang , Zhenyu (Peter) Gu , Changyun Zhu , Li Shang , Robert P. Dick Adaptive chip-package thermal analysis for synthesis and design. [Citation Graph (0, 0)][DBLP ] DATE, 2006, pp:844-849 [Conf ] Robert P. Dick , Niraj K. Jha MOGAC: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems. [Citation Graph (0, 0)][DBLP ] ICCAD, 1997, pp:522-529 [Conf ] Robert P. Dick , Niraj K. Jha CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems. [Citation Graph (0, 0)][DBLP ] ICCAD, 1998, pp:62-67 [Conf ] Yonghong Yang , Changyun Zhu , Zhenyu (Peter) Gu , Li Shang , Robert P. Dick Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design. [Citation Graph (0, 0)][DBLP ] ICCAD, 2006, pp:575-582 [Conf ] Sasha Jevtic , Mathew Kotowsky , Robert P. Dick , Peter A. Dinda , Charles Dowding Lucid dreaming: reliable analog event detection for energy-constrained applications. [Citation Graph (0, 0)][DBLP ] IPSN, 2007, pp:350-359 [Conf ] Yongpan Liu , Huazhong Yang , Robert P. Dick , Hui Wang , Li Shang Thermal vs Energy Optimization for DVFS-Enabled Processors in Embedded Systems. [Citation Graph (0, 0)][DBLP ] ISQED, 2007, pp:204-209 [Conf ] David Zaretsky , Gaurav Mittal , Robert P. Dick , Prith Banerjee Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs. [Citation Graph (0, 0)][DBLP ] ISQED, 2007, pp:595-601 [Conf ] David Zaretsky , Gaurav Mittal , Robert P. Dick , Prith Banerjee Generation of Control and Data Flow Graphs from Scheduled and Pipelined Assembly Code. [Citation Graph (0, 0)][DBLP ] LCPC, 2005, pp:76-90 [Conf ] Li Shang , Robert P. Dick , Niraj K. Jha An Economics-based Power-aware Protocol for Computation Distribution in Mobile Ad-Hoc Networks. [Citation Graph (0, 0)][DBLP ] IASTED PDCS, 2002, pp:339-344 [Conf ] Robert P. Dick , Niraj K. Jha COWLS: Hardware-Software Co-Synthesis of Distributed Wireless Low-Power Embedded Client-Server Systems. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2000, pp:114-0 [Conf ] David Zaretsky , Gaurav Mittal , Robert P. Dick , Prith Banerjee Dynamic Template Generation for Resource Sharing in Control and Data Flow Graphs. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2006, pp:465-468 [Conf ] Robert P. Dick , Niraj K. Jha COWLS: hardware-software cosynthesis of wireless low-power distributed embedded client-server systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:1, pp:2-16 [Journal ] Robert P. Dick , Niraj K. Jha MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:10, pp:920-935 [Journal ] Robert P. Dick , Niraj K. Jha Corrections to "mogac: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems". [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:10, pp:1527-1527 [Journal ] Robert P. Dick , Ganesh Lakshminarayana , Anand Raghunathan , Niraj K. Jha Analysis of power dissipation in embedded systems using real-time operating systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:5, pp:615-627 [Journal ] Li Shang , Robert P. Dick , Niraj K. Jha DESP: A Distributed Economics-Based Subcontracting Protocol for Computation Distribution in Power-Aware Mobile Ad Hoc Networks. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Mob. Comput., 2004, v:3, n:1, pp:33-45 [Journal ] Changyun Zhu , Zhenyu (Peter) Gu , Li Shang , Robert P. Dick , Robert G. Knobel Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors. [Citation Graph (0, 0)][DBLP ] DAC, 2007, pp:312-317 [Conf ] Yongpan Liu , Robert P. Dick , Li Shang , Huazhong Yang Accurate temperature-dependent integrated circuit leakage power estimation is easy. [Citation Graph (0, 0)][DBLP ] DATE, 2007, pp:1526-1531 [Conf ] Bin Lin , Arindam Mallik , Peter A. Dinda , Gokhan Memik , Robert P. Dick Power reduction through measurement and modeling of users and CPUs: summary. [Citation Graph (0, 0)][DBLP ] SIGMETRICS, 2007, pp:363-364 [Conf ] David Brooks , Robert P. Dick , Russ Joseph , Li Shang Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors. [Citation Graph (0, 0)][DBLP ] IEEE Micro, 2007, v:27, n:3, pp:49-62 [Journal ] Multi-optimization power management for chip multiprocessors. [Citation Graph (, )][DBLP ] Scheduled voltage scaling for increasing lifetime in the presence of NBTI. [Citation Graph (, )][DBLP ] PICSEL: measuring user-perceived performance to control dynamic frequency scaling. [Citation Graph (, )][DBLP ] Reliable multiprocessor system-on-chip synthesis. [Citation Graph (, )][DBLP ] Power deregulation: eliminating off-chip voltage regulation circuitry from embedded systems. [Citation Graph (, )][DBLP ] Three-dimensional multiprocessor system-on-chip thermal optimization. [Citation Graph (, )][DBLP ] Process variation characterization of chip-level multiprocessors. [Citation Graph (, )][DBLP ] Performance and power modeling in a multi-programmed multi-core environment. [Citation Graph (, )][DBLP ] Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs. [Citation Graph (, )][DBLP ] Operating System Controlled Processor-Memory Bus Encryption. [Citation Graph (, )][DBLP ] Adaptive Filesystem Compression for Embedded Systems. [Citation Graph (, )][DBLP ] Latency criticality aware on-chip communication. [Citation Graph (, )][DBLP ] Energy-efficient spatially-adaptive clustering and routing in wireless sensor networks. [Citation Graph (, )][DBLP ] Minimization of NBTI performance degradation using internal node control. [Citation Graph (, )][DBLP ] Properties of and improvements to time-domain dynamic thermal analysis algorithms. [Citation Graph (, )][DBLP ] Design and Implementation of a High-Performance Microprocessor Cache Compression Algorithm. [Citation Graph (, )][DBLP ] State space abstraction for parameterized self-stabilizing embedded systems. [Citation Graph (, )][DBLP ] Sonar-based measurement of user presence and attention. [Citation Graph (, )][DBLP ] 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits. [Citation Graph (, )][DBLP ] ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits. [Citation Graph (, )][DBLP ] Temperature-aware test scheduling for multiprocessor systems-on-chip. [Citation Graph (, )][DBLP ] Battery allocation for wireless sensor network lifetime maximization under cost constraints. [Citation Graph (, )][DBLP ] Archetype-based design: Sensor network programming for application experts, not just programming experts. [Citation Graph (, )][DBLP ] Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction. [Citation Graph (, )][DBLP ] Online work maximization under a peak temperature constraint. [Citation Graph (, )][DBLP ] User- and process-driven dynamic voltage and frequency scaling. [Citation Graph (, )][DBLP ] Cache contention and application performance prediction for multi-core systems. [Citation Graph (, )][DBLP ] Power to the people: Leveraging human physiological traits to control microprocessor frequency. [Citation Graph (, )][DBLP ] iScope: personalized multi-modality image search for mobile devices. [Citation Graph (, )][DBLP ] Evaluating a BASIC approach to sensor network node programming. [Citation Graph (, )][DBLP ] Implicit User Re-authentication for Mobile Devices. [Citation Graph (, )][DBLP ] The user in experimental computer systems research. [Citation Graph (, )][DBLP ] User-Driven Frequency Scaling. [Citation Graph (, )][DBLP ] Search in 0.005secs, Finished in 0.009secs