The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Pol Marchal: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jin Guo, Antonis Papanikolaou, Pol Marchal, Francky Catthoor
    Physical design implementation of segmented buses to reduce communication energy. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:42-47 [Conf]
  2. Mohammed Javed Absar, Pol Marchal, Francky Catthoor
    Data-Access Optimization of Embedded Systems Through Selective Inlining Transformation. [Citation Graph (0, 0)][DBLP]
    ESTImedia, 2005, pp:75-80 [Conf]
  3. Jin Guo, Antonis Papanikolaou, Pol Marchal, Francky Catthoor
    Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture. [Citation Graph (0, 0)][DBLP]
    SLIP, 2006, pp:75-81 [Conf]
  4. Francesco Poletti, Antonio Poggiali, Davide Bertozzi, Luca Benini, Pol Marchal, Mirko Loghi, Massimo Poncino
    Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2007, v:56, n:5, pp:606-621 [Journal]
  5. Antonis Papanikolaou, Miguel Miranda, Hua Wang, Francky Catthoor, M. Satyakiran, Pol Marchal, B. Kaczer, C. Bruynseraede, Z. Tokei
    Reliability issues in deep deep sub-micron technologies: time-dependent variability and its impact on embedded system design. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:342-347 [Conf]

  6. 3-D stacked die: now or future? [Citation Graph (, )][DBLP]


  7. A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002