|
Search the dblp DataBase
Akira Mukaiyama:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Aarti Gupta, Albert E. Casavant, Pranav Ashar, Akira Mukaiyama, Kazutoshi Wakabayashi, X. G. Liu
Property-Specific Testbench Generation for Guided Simulation. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2002, pp:524-534 [Conf]
- Albert E. Casavant, Aarti Gupta, S. Liu, Akira Mukaiyama, Kazutoshi Wakabayashi, Pranav Ashar
Property-specific witness graph generation for guided simulation. [Citation Graph (0, 0)][DBLP] DATE, 2001, pp:799- [Conf]
- Pranav Ashar, Subhrajit Bhattacharya, Anand Raghunathan, Akira Mukaiyama
Verification of RTL generated from scheduled behavior in a high-level synthesis flow. [Citation Graph (0, 0)][DBLP] ICCAD, 1998, pp:517-524 [Conf]
- Aarti Gupta, Albert E. Casavant, Pranav Ashar, X. G. Liu, Akira Mukaiyama, Kazutoshi Wakabayashi
Property-Specific Testbench Generation for Guided Simulation. [Citation Graph (0, 0)][DBLP] VLSI Design, 2002, pp:524-0 [Conf]
- Malay K. Ganai, Akira Mukaiyama, Aarti Gupta, Kazutoshi Wakabayashi
Synthesizing "Verification Aware" Models: Why and How? [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:50-56 [Conf]
Search in 0.001secs, Finished in 0.001secs
|