The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

M. Hasan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wei Han, Ahmet T. Erdogan, Tughrul Arslan, M. Hasan
    The development of high performance FFT IP cores through hybrid low power algorithmic methodology. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:549-552 [Conf]
  2. Wei Han, Ahmet T. Erdogan, Tughrul Arslan, M. Hasan
    Low power commutator for pipelined FFT processors. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2005, pp:5274-5277 [Conf]
  3. M. Hasan, Tughrul Arslan
    A triple port RAM based low power commutator architecture for a pipelined FFT processor. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:353-356 [Conf]
  4. M. Hasan, Farrokh Marvasti
    A cascaded MAP-based linear prediction (CMAP-LP) error concealment technique for consecutive block losses. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2001, pp:329-332 [Conf]
  5. M. Hasan, Tughrul Arslan
    A coefficient memory addressing scheme for VLSI implementation of FFT processors. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:850-853 [Conf]
  6. Theofilos Nikolaidis, M. Hasan, Farrokh Marvasti
    Error Resilient Two-Layer H.263-based Codecs for ATM Environments. [Citation Graph (0, 0)][DBLP]
    Real-Time Imaging, 2001, v:7, n:3, pp:275-285 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002