Search the dblp DataBase

Publications of Author

1. Marc J. M. Heijligers, L. J. M. Cluitmans, Jochen A. G. Jess
   High-level synthesis scheduling and allocation using genetic algorithms. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 1995, pp:- [Conf]
   
2. Anca Mariana Molnos, Sorin Dan Cotofana, Marc J. M. Heijligers, Jos T. J. van Eijndhoven
   Static cache partitioning robustness analysis for embedded on-chip multi-processors. [Citation Graph (0, 0)][DBLP]
   Conf. Computing Frontiers, 2006, pp:353-360 [Conf]
   
3. Mauro Cocco, John Dielissen, Marc J. M. Heijligers, Andries Hekstra, Jos Huisken
   A Scalable Architecture for LDPC Decodin. [Citation Graph (0, 0)][DBLP]
   DATE, 2004, pp:88-95 [Conf]
   
4. Anca Mariana Molnos, Marc J. M. Heijligers, Sorin Cotofana, Jos T. J. van Eijndhoven
   Compositional Memory Systems for Data Intensive Applications. [Citation Graph (0, 0)][DBLP]
   DATE, 2004, pp:728-729 [Conf]
   
5. Anca Mariana Molnos, Marc J. M. Heijligers, Sorin Dan Cotofana, Jos T. J. van Eijndhoven
   Compositional Memory Systems for Multimedia Communicating Tasks. [Citation Graph (0, 0)][DBLP]
   DATE, 2005, pp:932-937 [Conf]
   
6. Anca Mariana Molnos, Marc J. M. Heijligers, Sorin Dan Cotofana, Jos T. J. van Eijndhoven
   Compositional, efficient caches for a chip multi-processor. [Citation Graph (0, 0)][DBLP]
   DATE, 2006, pp:345-350 [Conf]
   
7. Luiz C. V. dos Santos, Marc J. M. Heijligers, C. A. J. van Eijk, Jos T. J. van Eijndhoven, Jochen A. G. Jess
   A Constructive Method for Exploiting Code Motion. [Citation Graph (0, 0)][DBLP]
   ISSS, 1996, pp:51-56 [Conf]
   
8. B. Arts, N. van der Eng, Marc J. M. Heijligers, H. Munk, Frans Theeuwen, Luca Benini, Enrico Macii, A. Milia, Roberto Maro, A. Bellu
   Statistical Power Estimation of Behavioral Descriptions. [Citation Graph (0, 0)][DBLP]
   PATMOS, 2003, pp:197-207 [Conf]
   
9. Luiz C. V. dos Santos, Marc J. M. Heijligers, C. A. J. van Eijk, J. Van Eijnhoven, Jochen A. G. Jess
   A code-motion pruning technique for global scheduling. [Citation Graph (0, 0)][DBLP]
   ACM Trans. Design Autom. Electr. Syst., 2000, v:5, n:1, pp:1-38 [Journal]
   
10. Anca Mariana Molnos, Sorin Dan Cotofana, Marc J. M. Heijligers, Jos T. J. van Eijndhoven
    Throughput optimization via cache partitioning for embedded multiprocessors. [Citation Graph (0, 0)][DBLP]
    ICSAMOS, 2006, pp:185-192 [Conf]
    
11. Anca Mariana Molnos, Marc J. M. Heijligers, Sorin Dan Cotofana, Jos T. J. van Eijndhoven
    Compositional Memory Systems for Multimedia Communicating Tasks [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]
    
12. 
    Compositional, dynamic cache management for embedded chip multiprocessors. [Citation Graph (, )][DBLP]