Search the dblp DataBase

Publications of Author

1. Jingcao Hu, Yangdong Deng, Radu Marculescu
   System-Level Point-to-Point Communication Synthesis Using Floorplanning Information. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2002, pp:573-579 [Conf]
   
2. Yangdong Deng, Wojciech Maly
   Physical Design of the "2.5D" Stacked System. [Citation Graph (0, 0)][DBLP]
   ICCD, 2003, pp:211-217 [Conf]
   
3. Peng Li, Yangdong Deng, Lawrence T. Pileggi
   Temperature-Dependent Optimization of Cache Leakage Power Dissipation. [Citation Graph (0, 0)][DBLP]
   ICCD, 2005, pp:7-12 [Conf]
   
4. Yangdong Deng, Wojciech Maly
   Interconnect characteristics of 2.5-D system integration scheme. [Citation Graph (0, 0)][DBLP]
   ISPD, 2001, pp:171-175 [Conf]
   
5. Jingcao Hu, Yangdong Deng, Radu Marculescu
   System-Level Point-to-Point Communication Synthesis using Floorplanning Information. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2002, pp:573-579 [Conf]
   
6. Yangdong Deng, W. P. Maly
   2.5-dimensional VLSI system integration. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2005, v:13, n:6, pp:668-677 [Journal]
   
7. Yangdong Deng, Peng Li
   Temperature-Aware Floorplanning of 3-D ICs Considering Thermally Dependent Leakage Power. [Citation Graph (0, 0)][DBLP]
   J. Low Power Electronics, 2006, v:2, n:2, pp:177-188 [Journal]
   
8. 
   Massively Parallel Finite Element Simulator for Full-Chip STI Stress Analysis. [Citation Graph (, )][DBLP]
   
   
9. 
   Distributed time, conservative parallel logic simulation on GPUs. [Citation Graph (, )][DBLP]
   
   
10. 
    Taming irregular EDA applications on GPUs. [Citation Graph (, )][DBLP]
    
    
11. 
    Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization. [Citation Graph (, )][DBLP]