The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yung-Fa Chou: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rei-Fu Huang, Yan-Ting Lai, Yung-Fa Chou, Cheng-Wen Wu
    SRAM delay fault modeling and test algorithm development. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:104-109 [Conf]
  2. Rei-Fu Huang, Yung-Fa Chou, Cheng-Wen Wu
    Defect Oriented Fault Analysis for SRAM. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2003, pp:256-261 [Conf]
  3. Ding-Ming Kwai, Hung-Wen Chang, Hung-Jen Liao, Ching-Hua Chiao, Yung-Fa Chou
    etection of SRAM cell stability by lowering array supply voltage. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:268-273 [Conf]
  4. Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang Cheng, Yung-Fa Chou, Chih-Tsun Huang, Cheng-Wen Wu
    Flash Memory Built-In Self-Test Using March-Like Algorithm. [Citation Graph (0, 0)][DBLP]
    DELTA, 2002, pp:137-141 [Conf]
  5. Kuo-Liang Cheng, Chih-Wea Wang, Jih-Nung Lee, Yung-Fa Chou, Chih-Tsun Huang, Cheng-Wen Wu
    FAME: A Fault-Pattern Based Memory Failure Analysis Framework. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2003, pp:595-598 [Conf]
  6. Cheng-Wen Wu, Yung-Fa Chou
    General Modular Multiplication by Block Multiplication and Table Lookup. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:295-298 [Conf]
  7. Chih-Wea Wang, Kuo-Liang Cheng, Jih-Nung Lee, Yung-Fa Chou, Chih-Tsun Huang, Cheng-Wen Wu, Frank Huang, Hong-Tzer Yang
    Fault Pattern Oriented Defect Diagnosis for Memories. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:29-38 [Conf]
  8. Ding-Ming Kwai, Yung-Fa Chou, Meng-Fan Chang, Su-Meng Yang, Ding-Sheng Chen, Min-Chung Hsu, Yu-Zhen Liao, Shiao-Yi Lin, Yu-Ling Sung, Chia-Hsin Lee, Hsin-Kun Hsu
    FlexiVia ROM Compiler Programmable on Different Via Layers Based on Top Metal Assignment. [Citation Graph (0, 0)][DBLP]
    MTDT, 2006, pp:28-33 [Conf]
  9. Ding-Ming Kwai, Ching-Hua Hsiao, Chung-Ping Kuo, Chi-Hsien Chuang, Min-Chung Hsu, Yi-Chun Chen, Yu-Ling Sung, Hsien-Yu Pan, Chia-Hsin Lee, Meng-Fan Chang, Yung-Fa Chou
    SRAM Cell Current in Low Leakage Design. [Citation Graph (0, 0)][DBLP]
    MTDT, 2006, pp:65-70 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002