|
Search the dblp DataBase
Chanseok Hwang:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Chanseok Hwang, Massoud Pedram
Interconnect design methods for memory design. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2004, pp:438-443 [Conf]
- Chanseok Hwang, Massoud Pedram
PMP: performance-driven multilevel partitioning by aggregating the preferred signal directions of I/O conduits. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:428-431 [Conf]
- Chanseok Hwang, Massoud Pedram
Timing-driven placement based on monotone cell ordering constraints. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:201-206 [Conf]
- Chanseok Hwang, Peng Rong, Massoud Pedram
Sleep transistor distribution in row-based MTCMOS designs. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:235-240 [Conf]
- Chanseok Hwang, Chang Woo Kang, Massoud Pedram
Gate Sizing and Replication to Minimize the Effects of Virtual Ground Parasitic Resistances in MTCMOS Designs. [Citation Graph (0, 0)][DBLP] ISQED, 2006, pp:741-746 [Conf]
Search in 0.015secs, Finished in 0.015secs
|