The SCEAS System
| |||||||

## Search the dblp DataBase
Yukihiro Iguchi:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Yukihiro Iguchi, Munehiro Matsuura, Tsutomu Sasao, Atsumu Iseno
**Realization of Regular Ternary Logic Functions.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 1999, pp:331-0 [Conf] - Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura, Atsumu Iseno
**A hardware simulation engine based on decision diagrams (short paper).**[Citation Graph (0, 0)][DBLP] ASP-DAC, 2000, pp:73-76 [Conf] - Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura
**On Decomposition of Kleene TDDs.**[Citation Graph (0, 0)][DBLP] Asian Test Symposium, 1997, pp:234-0 [Conf] - Atsumu Iseno, Yukihiro Iguchi
**A Method for Storing Fail Bit Maps in Burn-in Memory Testers.**[Citation Graph (0, 0)][DBLP] DELTA, 2002, pp:142-148 [Conf] - Tsutomu Sasao, Yukihiro Iguchi, Takahiro Suzuki
**On LUT Cascade Realizations of FIR Filters.**[Citation Graph (0, 0)][DBLP] DSD, 2005, pp:467-475 [Conf] - Hui Qin, Tsutomu Sasao, Yukihiro Iguchi
**An FPGA design of AES encryption circuit with 128-bit keys.**[Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2005, pp:147-151 [Conf] - Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura
**Realization of Multiple-Output Functions by Reconfigurable Cascades.**[Citation Graph (0, 0)][DBLP] ICCD, 2001, pp:388-393 [Conf] - Yukihiro Iguchi, Tsutomu Sasao
**Hardware to Compute Walsh Coefficients.**[Citation Graph (0, 0)][DBLP] ISMVL, 2005, pp:75-81 [Conf] - Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura
**Implementation of Multiple-Output Functions Using PQMDDs.**[Citation Graph (0, 0)][DBLP] ISMVL, 2000, pp:199-205 [Conf] - Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura
**A Method to Evaluate Logic Functions in the Presence of Unknown Inputs Using LUT Cascades.**[Citation Graph (0, 0)][DBLP] ISMVL, 2004, pp:302-308 [Conf] - Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura
**On Designs of Radix Converters Using Arithmetic Decompositions.**[Citation Graph (0, 0)][DBLP] ISMVL, 2006, pp:3- [Conf] - Shinobu Nagayama, Tsutomu Sasao, Yukihiro Iguchi, Munehiro Matsuura
**Representations of Logic Functions Using QRMDDs.**[Citation Graph (0, 0)][DBLP] ISMVL, 2002, pp:261-0 [Conf] - Tsutomu Sasao, Yukihiro Iguchi, Munehiro Matsuura
**Comparison of Decision Diagrams for Multiple-Output Logic Functions.**[Citation Graph (0, 0)][DBLP] IWLS, 2002, pp:379-384 [Conf] **On the Complexity of Error Detection Functions for Redundant Residue Number Systems.**[Citation Graph (, )][DBLP]**On Designs of Radix Converters Using Arithmetic Decompositions--Binary to Decimal Converters--.**[Citation Graph (, )][DBLP]
Search in 0.037secs, Finished in 0.038secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |