Search the dblp DataBase
Fujio Ishihara: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Fujio Ishihara, Christian Klinger, Ken-ichi Agawa
Clock design of 300MHz 128-bit 2-way superscalar microprocessor. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2000, pp:647-652 [Conf] - Takayuki Kamei, Hideaki Takeda, Yukio Ootaguro, Takayoshi Shimazawa, Kazuhiko Tachibana, Shin'ichi Kawakami, Seiji Norimatsu, Fujio Ishihara, Toshinori Sato, Hiroaki Murakami, Nobuhiro Ide, Yukio Endo, Akira Aono, Atsushi Kunimatsu
300MHz design methodology of VU for emotion synthesis. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2000, pp:635-640 [Conf] - Fujio Ishihara, Farhana Sheikh, Borivoje Nikolic
Level conversion for dual-supply systems. [Citation Graph (0, 0)][DBLP]
ISLPED, 2003, pp:164-167 [Conf] - Atsushi Kunimatsu, Nobuhiro Ide, Toshinori Sato, Yukio Endo, Hiroaki Murakami, Takayuki Kamei, Masashi Hirano, Fujio Ishihara, Haruyuki Tago, Masaaki Oka, Akio Ohba, Teiji Yutaka, Toyoshi Okada, Masakazu Suzuoki
Vector Unit Architecture for Emotion Synthesis. [Citation Graph (0, 0)][DBLP]
IEEE Micro, 2000, v:20, n:2, pp:40-47 [Journal] - Fujio Ishihara, Farhana Sheikh, Borivoje Nikolic
Level conversion for dual-supply systems. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2004, v:12, n:2, pp:185-195 [Journal]
Search in 0.001secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002