The SCEAS System
Navigation Menu

Search the dblp DataBase


Jitesh Jain: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jitesh Jain, Stephen Cauley, Cheng-Kok Koh, Venkataramanan Balakrishnan
    SASIMI: sparsity-aware simulation of interconnect-dominated circuits with non-linear devices. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:422-427 [Conf]
  2. Jitesh Jain, Cheng-Kok Koh, Venkataramanan Balakrishnan
    Fast simulation of VLSI interconnects. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2004, pp:93-98 [Conf]
  3. Hong Li, Jitesh Jain, Venkataramanan Balakrishnan, Cheng-Kok Koh
    Efficient Analysis of Large-Scale Power Grids Based on a Compact Cholesky Factorization. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:627-632 [Conf]

  4. A fast band-matching technique for interconnect inductance modeling. [Citation Graph (, )][DBLP]

  5. A fast band matching technique for impedance extraction. [Citation Graph (, )][DBLP]

Search in 0.056secs, Finished in 0.056secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002