|
Search the dblp DataBase
Jitesh Jain:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jitesh Jain, Stephen Cauley, Cheng-Kok Koh, Venkataramanan Balakrishnan
SASIMI: sparsity-aware simulation of interconnect-dominated circuits with non-linear devices. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:422-427 [Conf]
- Jitesh Jain, Cheng-Kok Koh, Venkataramanan Balakrishnan
Fast simulation of VLSI interconnects. [Citation Graph (0, 0)][DBLP] ICCAD, 2004, pp:93-98 [Conf]
- Hong Li, Jitesh Jain, Venkataramanan Balakrishnan, Cheng-Kok Koh
Efficient Analysis of Large-Scale Power Grids Based on a Compact Cholesky Factorization. [Citation Graph (0, 0)][DBLP] ISQED, 2007, pp:627-632 [Conf]
A fast band-matching technique for interconnect inductance modeling. [Citation Graph (, )][DBLP]
A fast band matching technique for impedance extraction. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|