|
Search the dblp DataBase
Daehong Kim:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jinhwan Jeon, Daehong Kim, Dongwan Shin, Kiyoung Choi
High-level synthesis under multi-cycle interconnect delay. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2001, pp:662- [Conf]
- Daehong Kim, Kiyoung Choi
Power-conscious High Level Synthesis Using Loop Folding. [Citation Graph (0, 0)][DBLP] DAC, 1997, pp:441-445 [Conf]
- Youngsoo Shin, Daehong Kim, Kiyoung Choi
Schedulability-driven performance analysis of multiple mode embedded real-time systems. [Citation Graph (0, 0)][DBLP] DAC, 2000, pp:495-500 [Conf]
- Daehong Kim, Jinyong Jung, Sunghyun Lee, Jinhwan Jeon, Kiyoung Choi
Behavior-to-Placed RTL Synthesis with Performance-Driven Placement. [Citation Graph (0, 0)][DBLP] ICCAD, 2001, pp:320-0 [Conf]
- Daehong Kim, Dongwan Shin, Kiyoung Choi
Low power pipelining of linear systems: a common operand centric approach. [Citation Graph (0, 0)][DBLP] ISLPED, 2001, pp:225-230 [Conf]
- Taejong Yoo, Daehong Kim, Hyunbo Cho
A New Approch to Multi-Pass Scheduling in Shop Floor Control. [Citation Graph (0, 0)][DBLP] Winter Simulation Conference, 2004, pp:1109-1114 [Conf]
- Daehong Kim, Dongwan Shin, Kiyoung Choi
Pipelining with common operands for power-efficient linear systems. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2005, v:13, n:9, pp:1023-1034 [Journal]
Search in 0.001secs, Finished in 0.002secs
|