Search the dblp DataBase

Publications of Author

1. Chang Woo Kang, Ali Iranli, Massoud Pedram
   Technology mapping and packing for coarse-grained, anti-fuse based FPGAs. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2004, pp:209-211 [Conf]
   
2. Chang Woo Kang, Massoud Pedram
   Clustering techniques for coarse-grained, antifuse FPGAs. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2005, pp:785-790 [Conf]
   
3. Chang Woo Kang, Soroush Abbaspour, Massoud Pedram
   Buffer sizing for minimum energy-delay product by using an approximating polynomial. [Citation Graph (0, 0)][DBLP]
   ACM Great Lakes Symposium on VLSI, 2003, pp:112-115 [Conf]
   
4. Chang Woo Kang, Massoud Pedram
   Low-power clustering with minimum logic replication for coarse-grained, antifuse based FPGAs. [Citation Graph (0, 0)][DBLP]
   ACM Great Lakes Symposium on VLSI, 2006, pp:79-84 [Conf]
   
5. Jeffrey T. Draper, Jacqueline Chame, Mary W. Hall, Craig S. Steele, Tim Barrett, Jeff LaCoss, John J. Granacki, Jaewook Shin, Chun Chen, Chang Woo Kang, Ihn Kim Gokhan
   The architecture of the DIVA processing-in-memory chip. [Citation Graph (0, 0)][DBLP]
   ICS, 2002, pp:14-25 [Conf]
   
6. Chanseok Hwang, Chang Woo Kang, Massoud Pedram
   Gate Sizing and Replication to Minimize the Effects of Virtual Ground Parasitic Resistances in MTCMOS Designs. [Citation Graph (0, 0)][DBLP]
   ISQED, 2006, pp:741-746 [Conf]
   
7. Chang Woo Kang, Massoud Pedram
   Technology Mapping for Low Leakage Power with Hot-Carrier Effect Consideration. [Citation Graph (0, 0)][DBLP]
   IWLS, 2002, pp:295-300 [Conf]
   
8. Chang Woo Kang, Massoud Pedram
   A Leakage-aware Low Power Technology Mapping Algorithm Considering the Hot-Carrier Effect. [Citation Graph (0, 0)][DBLP]
   J. Low Power Electronics, 2005, v:1, n:2, pp:133-144 [Journal]