The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yen-Tai Lai: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chi-Chou Kao, Yen-Tai Lai
    Area-minimal algorithm for LUT-based FPGA technology mapping with duplication-free restriction. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:719-724 [Conf]
  2. Lih-Yang Wang, Yen-Tai Lai, Bin-Da Liu, Ting-Chung Chang
    A graph-based simplex algorithm for minimizing the layout size and the delay on timing critical paths. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1993, pp:703-708 [Conf]
  3. Yen-Tai Lai, Yung-Chuan Jiang, Hong-Ming Chu
    BDD decomposition for mixed CMOS/PTL logic circuit synthesis. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:5649-5652 [Conf]
  4. Yen-Tai Lai, Hsin-Ya Lai, Chia-Nan Yeh
    Placement for the reconfigurable datapath architecture. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2005, pp:1875-1878 [Conf]
  5. Ping-Tsung Wang, Kun-Nen Chen, Yen-Tai Lai
    A High Performance FPGA with Hierarchical Interconnection Structure. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:239-242 [Conf]
  6. Lih-Yang Wang, Yen-Tai Lai, Bin-Da Liu, Tin-Chung Chang
    Layout Compaction with Minimzed Delay Bound on Timing Critical Paths. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1849-1852 [Conf]
  7. Chi-Chou Kao, Yen-Tai Lai
    A routability and performance driven technology mapping algorithm for LUT based FPGA designs. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:474-477 [Conf]
  8. Yen-Tai Lai, Chi-Chou Kao, Wu-Chien Shieh
    A quadratic programming method for interconnection crosstalk minimization. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 1999, pp:270-273 [Conf]
  9. Yen-Tai Lai, Sany M. Leinwand
    A Theory of Rectangular Dual Graphs. [Citation Graph (0, 0)][DBLP]
    Algorithmica, 1990, v:5, n:4, pp:467-483 [Journal]
  10. Lih-Yang Wang, Yen-Tai Lai, Bin-Da Liu, Tin-Chung Chang
    Performance-directed compaction for VLSI symbolic layouts. [Citation Graph (0, 0)][DBLP]
    Computer-Aided Design, 1995, v:27, n:1, pp:65-74 [Journal]
  11. Yen-Tai Lai, Sany M. Leinwand
    Algorithms for floorplan design via rectangular dualization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1988, v:7, n:12, pp:1278-1289 [Journal]
  12. Lih-Yang Wang, Yen-Tai Lai
    Graph-theory-based simplex algorithm for VLSI layout spacingproblems with multiple variable constraints. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:8, pp:967-979 [Journal]
  13. Chi-Chou Kao, Yen-Tai Lai
    An efficient algorithm for finding the minimal-area FPGA technology mapping. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2005, v:10, n:1, pp:168-186 [Journal]
  14. Chia-Nan Yeh, Yen-Tai Lai
    Low power readout control circuit for high resolution CMOS image sensor. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  15. Yen-Tai Lai, Ping-Tsung Wang
    Hierarchical interconnection structures for field programmable gate arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1997, v:5, n:2, pp:186-196 [Journal]

  16. A novel flash analog-to-digital converter. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002