Search the dblp DataBase
Ad M. G. Peeters :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Joep L. W. Kessels , Ad M. G. Peeters The tangram framework (embedded tutorial): asynchronous circuits for low power. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 2001, pp:255-260 [Conf ] Hans van Gageldonk , Kees van Berkel , Ad M. G. Peeters , Daniel Baumann , Daniel Gloor , Gerhard Stegmann An Asynchronous Low-Power 80C51 Microcontroller. [Citation Graph (0, 0)][DBLP ] ASYNC, 1998, pp:96-107 [Conf ] Frank te Beest , Kees van Berkel , Ad M. G. Peeters Adding Synchronous and LSSD Modes to Asynchronous Circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 2002, pp:161-170 [Conf ] Frank te Beest , Ad M. G. Peeters A Multiplexor Based Test Method for Self-Timed Circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 2005, pp:166-175 [Conf ] Kees van Berkel , Ronan Burgess , Joep L. W. Kessels , Ad M. G. Peeters , Marly Roncken , Frits D. Schalij , Rik van de Wiel A single-rail re-implementation of a DCC error detector using a generic standard-cell library. [Citation Graph (0, 0)][DBLP ] ASYNC, 1995, pp:72-0 [Conf ] Kees van Berkel , Ferry Huberts , Ad M. G. Peeters Stretching quasi delay insensitivity by means of extended isochronic forks. [Citation Graph (0, 0)][DBLP ] ASYNC, 1995, pp:99-0 [Conf ] Joep L. W. Kessels , Gerrit den Besten , Ad M. G. Peeters , Torsten Kramer , Volker Timm Applying Asynchronous Circuits in Contactless Smart Cards. [Citation Graph (0, 0)][DBLP ] ASYNC, 2000, pp:36-44 [Conf ] Joep L. W. Kessels , Suk-Jin Kim , Ad M. G. Peeters , Paul Wielage Clock Synchronization through Handshake Signalling. [Citation Graph (0, 0)][DBLP ] ASYNC, 2002, pp:59-68 [Conf ] Joep L. W. Kessels , Ad M. G. Peeters , Torsten Kramer , Markus Feuser , Klaus Ully Designing an Asynchronous Bus Interface. [Citation Graph (0, 0)][DBLP ] ASYNC, 2001, pp:108-117 [Conf ] Radu Negulescu , Ad M. G. Peeters Verification of Speed-Dependences in Single-Rail Handshake Circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 1998, pp:159-0 [Conf ] Ad M. G. Peeters Bringing Handshake Technology to the Open Market. [Citation Graph (0, 0)][DBLP ] ASYNC, 2004, pp:183- [Conf ] Ad M. G. Peeters , Kees van Berkel Synchronous Handshake Circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 2001, pp:86-95 [Conf ] Ad M. G. Peeters , Kees van Berkel Single-rail handshake circuits. [Citation Graph (0, 0)][DBLP ] ASYNC, 1995, pp:53-62 [Conf ] Ad M. G. Peeters Implementation of Handshake Components. [Citation Graph (0, 0)][DBLP ] 25 Years Communicating Sequential Processes, 2004, pp:98-132 [Conf ] Kees G. W. Goossens , Paul Wielage , Ad M. G. Peeters , Jef L. van Meerbergen Networks on Silicon: Combining Best-Effort and Guaranteed Services. [Citation Graph (0, 0)][DBLP ] DATE, 2002, pp:423-427 [Conf ] Jo C. Ebergen , Ad M. G. Peeters Modulo-N Counters: Design and Analysis of Delay-Insensitive Circuits. [Citation Graph (0, 0)][DBLP ] Designing Correct Circuits, 1992, pp:27-46 [Conf ] Jaco Haans , Kees van Berkel , Ad M. G. Peeters , Frits D. Schalij Asynchronous Multipliers as Combinational Handshake Circuits. [Citation Graph (0, 0)][DBLP ] Asynchronous Design Methodologies, 1993, pp:149-163 [Conf ] Ad M. G. Peeters Clockless IC design using handshake technology. [Citation Graph (0, 0)][DBLP ] ISPD, 2006, pp:169- [Conf ] Frank te Beest , Ad M. G. Peeters , Marc Verra , Kees van Berkel , Hans G. Kerkhoff Automatic Scan Insertion and Test Generation for Asynchronous Circuits. [Citation Graph (0, 0)][DBLP ] ITC, 2002, pp:804-813 [Conf ] Joep L. W. Kessels , Ad M. G. Peeters , Suk-Jin Kim Bridging Clock Domains by Synchronizing the Mice in the Mousetrap. [Citation Graph (0, 0)][DBLP ] PATMOS, 2003, pp:141-150 [Conf ] Francesco Pessolano , Joep L. W. Kessels , Ad M. G. Peeters MDSP: A High-Performance Low-Power DSP Architecture. [Citation Graph (0, 0)][DBLP ] PATMOS, 2002, pp:35-44 [Conf ] Kees van Berkel , Ronan Burgess , Joep L. W. Kessels , Marly Roncken , Frits D. Schalij , Ad M. G. Peeters Asynchronous Circuits for Low Power: A DCC Error Corrector. [Citation Graph (0, 0)][DBLP ] IEEE Design & Test of Computers, 1994, v:11, n:2, pp:22-32 [Journal ] Jo C. Ebergen , Ad M. G. Peeters Design and Analysis of Delay-Insensitive Modulo-N Counters. [Citation Graph (0, 0)][DBLP ] Formal Methods in System Design, 1993, v:3, n:3, pp:211-232 [Journal ] Joep L. W. Kessels , Ad M. G. Peeters , Paul Wielage , Suk-Jin Kim Clock synchronization through handshake signalling. [Citation Graph (0, 0)][DBLP ] Microprocessors and Microsystems, 2003, v:27, n:9, pp:447-460 [Journal ] Kees van Berkel , Ad M. G. Peeters , Frank te Beest Adding synchronous and LSSD modes to asynchronous circuits. [Citation Graph (0, 0)][DBLP ] Microprocessors and Microsystems, 2003, v:27, n:9, pp:461-471 [Journal ] Asynchronous circuit design using Handshake Solutions. [Citation Graph (, )][DBLP ] Handshake Technology: High Way to Low Power - Invited Talk. [Citation Graph (, )][DBLP ] Search in 0.003secs, Finished in 0.004secs