The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Fumihiro Minami: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Takeshi Kitahara, Hiroyuki Hara, Shinichiro Shiratake, Yoshiki Tsukiboshi, Tomoyuki Yoda, Tetsuaki Utsumi, Fumihiro Minami
    Low-power design methodology for module-wise dynamic voltage and frequency scaling with dynamic de-skewing systems. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:533-540 [Conf]
  2. Takeshi Kitahara, Fumihiro Minami, Toshiaki Ueda, Kimiyoshi Usami, Seiichi Nishio, Masami Murakata, Takashi Mitsuhashi
    A Clock-Gating Method for Low-Power LSI Design. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1998, pp:307-312 [Conf]
  3. Takeshi Kitahara, Naoyuki Kawabe, Fumihiro Minami, Katsuhiro Seta, Toshiyuki Furusawa
    Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:646-647 [Conf]
  4. Taku Uchino, Fumihiro Minami, Takashi Mitsuhashi, Nobuyuki Goto
    Switching activity analysis using Boolean approximation method. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:20-25 [Conf]
  5. Mutsunori Igarashi, Kimiyoshi Usami, Kazutaka Nogami, Fumihiro Minami, Yukio Kawasaki, Takahiro Aoki, Midori Takano, Chiharo Mizuno, Takashi Ishikawa, Masahiro Kanazawa, Shinji Sonoda, Makoto Ichida, Naoyuki Hatanaka
    A low-power design method using multiple supply voltages. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1997, pp:36-41 [Conf]
  6. Taku Uchino, Fumihiro Minami, Masami Murakata, Takashi Mitsuhashi
    Switching activity analysis for sequential circuits using Boolean approximation method. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1996, pp:79-84 [Conf]
  7. Sachio Hayashi, Fumihiro Minami, Masaaki Yamada
    Full-Chip Analysis Method of ESD Protection Network. [Citation Graph (0, 0)][DBLP]
    ISQED, 2004, pp:439-444 [Conf]
  8. Takeshi Kitahara, Naoyuki Kawabe, Fumihiro Minami, Katsuhiro Seta, Toshiyuki Furusawa
    Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002