|
Search the dblp DataBase
Akira Kitajima:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Akira Kitajima, Makiko Itoh, Jun Sato, Akichika Shiomi, Yoshinori Takeuchi, Masaharu Imai
Effectiveness of the ASIP design system PEAS-III in design of pipelined processors. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2001, pp:649-654 [Conf]
- Masaharu Imai, Akira Kitajima
Verification Challenges in Configurable Processor Design with ASIP Meister. [Citation Graph (0, 0)][DBLP] CHARME, 2005, pp:2- [Conf]
- Hisaaki Katagiri, Keiichi Yasumoto, Akira Kitajima, Teruo Higashino, Kenichi Taniguchi
Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization. [Citation Graph (0, 0)][DBLP] DAC, 2000, pp:762-767 [Conf]
- Keiichi Yasumoto, Akira Kitajima, Teruo Higashino, Kenichi Taniguchi
Hardware synthesis from protocol specifications in LOTOS. [Citation Graph (0, 0)][DBLP] FORTE, 1998, pp:405-420 [Conf]
- Makiko Itoh, Shigeaki Higaki, Yoshinori Takeuchi, Akira Kitajima, Masaharu Imai, Jun Sato, Akichika Shiomi
PEAS-III: An ASIP Design Environment. [Citation Graph (0, 0)][DBLP] ICCD, 2000, pp:430-436 [Conf]
- Kozo Okano, Yuko Kitahama, Akira Kitajima, Teruo Higashino, Kenichi Taniguchi
Formal Verification of CPU in Laboratory Work. [Citation Graph (0, 0)][DBLP] MSE, 2001, pp:32-34 [Conf]
- Akira Kitajima, Toshiyuki Sasaki, Yoshinori Takeuchi, Masaharu Imai
Design of Application Specific CISC Using PEAS-III. [Citation Graph (0, 0)][DBLP] IEEE International Workshop on Rapid System Prototyping, 2002, pp:12-17 [Conf]
Search in 0.009secs, Finished in 0.010secs
|