|
Search the dblp DataBase
Junji Kitamichi:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Junji Kitamichi, Hiroyuki Kageyama, Nobuo Funabiki
Formal Verification Method for Combinatorial Circuits at High Level Design. [Citation Graph (0, 0)][DBLP] ASP-DAC, 1999, pp:319-0 [Conf]
- Takashi Takenaka, Junji Kitamichi, Teruo Higashino, Kenichi Taniguchi
Formal Design Verification for Correctness of Pipelined Microprocessors with Out-of-order Instruction Execution. [Citation Graph (0, 0)][DBLP] ASP-DAC, 1999, pp:177-180 [Conf]
- Atsushi Fukada, Akio Nakata, Junji Kitamichi, Teruo Higashino, Ana R. Cavalli
A Conformance Testing Method for Communication Protocols Modeled as Concurrent DFSMs. [Citation Graph (0, 0)][DBLP] ICOIN, 2001, pp:155-162 [Conf]
- Toshiyuki Ito, Junji Kitamichi, Kenichi Kuroda, Yuichi Okuyama
A Master-Slave Adaptive Load-Distribution Processor Model on PCA. [Citation Graph (0, 0)][DBLP] IPDPS, 2005, pp:- [Conf]
- Teruo Higashino, Keiichi Yasumoto, Junji Kitamichi, Kenichi Taniguchi
Hardware synthesis from a restricted class of LOTOS expressions. [Citation Graph (0, 0)][DBLP] PSTV, 1994, pp:379-386 [Conf]
- Junji Kitamichi, Sumio Morioka, Teruo Higashino, Kenichi Taniguchi
Automatic Correctness Proof of the Implementation of Synchronous Sequential Circuits Using an Algebraic Approach. [Citation Graph (0, 0)][DBLP] TPCD, 1994, pp:165-184 [Conf]
- Kenji Asano, Junji Kitamichi, Kenichi Kuroda
Proposal of Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:373-378 [Conf]
- Nobuo Funabiki, Junji Kitamichi, Seishi Nishikawa
An evolutionary neural network approach for module orientation problems. [Citation Graph (0, 0)][DBLP] IEEE Transactions on Systems, Man, and Cybernetics, Part B, 1998, v:28, n:6, pp:849-855 [Journal]
- Nobuo Funabiki, M. Yoda, Junji Kitamichi, Seishi Nishikawa
A gradual neural network approach for FPGA segmented channel routing problems. [Citation Graph (0, 0)][DBLP] IEEE Transactions on Systems, Man, and Cybernetics, Part B, 1999, v:29, n:4, pp:481-489 [Journal]
A Hardware Algorithm for the Minimum p-Quasi Clique Cover Problem. [Citation Graph (, )][DBLP]
A Modeling of a Dynamically Reconfigurable Processor Using SystemC. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.004secs
|