The SCEAS System
Navigation Menu

Search the dblp DataBase


Chang Hao Piao: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jin Wang, Chang Hao Piao, Chong Ho Lee
    Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel. [Citation Graph (0, 0)][DBLP]
    ICES, 2007, pp:23-34 [Conf]
  2. Jin Wang, Chang Hao Piao, Chong Ho Lee
    FPGA Implementation of Evolvable Characters Recognizer with Self-adaptive Mutation Rates. [Citation Graph (0, 0)][DBLP]
    ICANNGA (1), 2007, pp:286-295 [Conf]

Search in 0.024secs, Finished in 0.024secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002