|
Search the dblp DataBase
Sarvesh H. Kulkarni:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Sarvesh H. Kulkarni, Dennis Sylvester
Power distribution techniques for dual VDD circuits. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:838-843 [Conf]
- Ruchir Puri, Leon Stok, John M. Cohn, David S. Kung, David Z. Pan, Dennis Sylvester, Ashish Srivastava, Sarvesh H. Kulkarni
Pushing ASIC performance in a power envelope. [Citation Graph (0, 0)][DBLP] DAC, 2003, pp:788-793 [Conf]
- Sarvesh H. Kulkarni, Dennis Sylvester, David Blaauw
A statistical framework for post-silicon tuning through body bias clustering. [Citation Graph (0, 0)][DBLP] ICCAD, 2006, pp:39-46 [Conf]
- Sarvesh H. Kulkarni, Ashish Srivastava, Dennis Sylvester
A new algorithm for improved VDD assignment in low power dual VDD systems. [Citation Graph (0, 0)][DBLP] ISLPED, 2004, pp:200-205 [Conf]
- Robert Bai, Sarvesh H. Kulkarni, Wesley Kwong, Ashish Srivastava, Dennis Sylvester, David Blaauw
An Implementation of a 32-bit ARM Processor Using Dual Power Supplies and Dual Threshold Voltages. [Citation Graph (0, 0)][DBLP] ISVLSI, 2003, pp:149-154 [Conf]
- Sarvesh H. Kulkarni, Dennis Sylvester
High performance level conversion for dual VDD design. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2004, v:12, n:9, pp:926-936 [Journal]
- Sarvesh H. Kulkarni, Dennis Sylvester
Power Distribution Techniques for Dual VDD Circuits. [Citation Graph (0, 0)][DBLP] J. Low Power Electronics, 2006, v:2, n:2, pp:217-229 [Journal]
Search in 0.001secs, Finished in 0.002secs
|