The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chun-Chang Yu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Che-Wei Lin, Jeen-Shing Wang, Chun-Chang Yu, Ting-Yu Chen
    Synchronous Pipeline Circuit Design for an Adaptive Neuro-fuzzy Network. [Citation Graph (0, 0)][DBLP]
    ICIC (2), 2007, pp:164-173 [Conf]
  2. Tzu-Ping Kao, Chun-Chang Yu, Ting-Yu Chen, Jeen-Shing Wang
    Hardware Design of an Adaptive Neuro-fuzzy Network with On-Chip Learning Capability. [Citation Graph (0, 0)][DBLP]
    ISNN (2), 2007, pp:336-345 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002