The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jae-Jin Lee: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jae-Jin Lee, Gi-Yong Song
    Design of an application-specific PLD architecture. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:1244-1247 [Conf]
  2. Jae-Jin Lee, Gi-Yong Song
    Bit-level super-systolic array for FIR filter with a FPGA-based bit-serial semi-systolic multiplier. [Citation Graph (0, 0)][DBLP]
    FPGA, 2004, pp:249- [Conf]
  3. Jae-Jin Lee, Gi-Yong Song
    High-Level Synthesis Using SPARK and Systolic Array. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:455-460 [Conf]
  4. Jae-Jin Lee, Gi-Yong Song
    Super Semi-systolic Array-Based Application-Specific PLD Architecture. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:461-466 [Conf]
  5. Jae-Jin Lee, Dong-Guk Hwang, Gi-Yong Song
    Design of a Reversible PLD Architecture. [Citation Graph (0, 0)][DBLP]
    ARC, 2007, pp:85-90 [Conf]

  6. Service Impact Analysis Framework Using Service Model for Integrated Service Resource Management of NGN Services. [Citation Graph (, )][DBLP]


  7. A 100MHz ASIP (application specific instruction processor) for CAVLC of H.264/AVC decoder. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002