The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Joonhwan Yi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Junghee Lee, Joonhwan Yi
    Cycle error correction in asynchronous clock modeling for cycle-based simulation. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:460-465 [Conf]
  2. Joonhwan Yi, John P. Hayes
    High-level delay test generation for modular circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:3, pp:576-590 [Journal]
  3. Joonhwan Yi, John P. Hayes
    The Coupling Model for Function and Delay Faults. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2005, v:21, n:6, pp:631-649 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002