The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chung-Len Lee: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Katherine Shu-Min Li, Yao-Wen Chang, Chauchin Su, Chung-Len Lee, Jwu E. Chen
    IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:366-371 [Conf]
  2. Katherine Shu-Min Li, Chung-Len Lee, Chauchin Su, Jwu E. Chen
    Oscillation ring based interconnect test scheme for SOC. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:184-187 [Conf]
  3. Chauchin Su, Shih-Ching Hsiao, Hau-Zen Zhau, Chung-Len Lee
    A computer aided engineering system for memory BIST. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:492-495 [Conf]
  4. Guan-Xun Chen, Chung-Len Lee, Jwu E. Chen
    A New BIST Scheme Based on a Summing-into-Timing-Signal Principle with Self Calibration for the DAC. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2004, pp:58-61 [Conf]
  5. Jwu E. Chen, Chung-Len Lee, Wen-Zen Shen, Beyin Chen
    Fanout fault analysis for digital logic circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:33-39 [Conf]
  6. Vishwani D. Agrawal, Bernard Courtois, Fumiyasu Hirose, Sandip Kundu, Chung-Len Lee, Yinghua Min, P. Pal Chaudhuri
    Panel: New Research Problems in the Emerging Test Technology. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:189-0 [Conf]
  7. Chung Liang Chen, Chung-Len Lee, Ming Shae Wu
    A New Path Delay Test Scheme Based on Path Delay Inertia. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2004, pp:140-144 [Conf]
  8. Chih Wei Hu, Chung-Len Lee, Wen Ching Wu, Jwu E. Chen
    Fault diagnosis of odd-even sorting networks. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1997, pp:288-0 [Conf]
  9. Yin-Chao Huang, Chung-Len Lee, Jun-Weir Lin, Jwu E. Chen, Chauchin Su
    A methodology for fault model development for hierarchical linear systems. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:90-95 [Conf]
  10. Katherine Shu-Min Li, Chung-Len Lee, Tagin Jiang, Chauchin Su, Jwu E. Chen
    Finite State Machine Synthesis for At-Speed Oscillation Testability. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:360-365 [Conf]
  11. Katherine Shu-Min Li, Chung-Len Lee, Chauchin Su, Jwu E. Chen
    A Unified Approach to Detecting Crosstalk Faults of Interconnects in Deep Sub-Micron VLSI. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2004, pp:145-150 [Conf]
  12. Hsing-Chung Liang, Chung-Len Lee
    An Effective Methodology for Mixed Scan and Reset Design Based on Test Generation and Structure of Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1999, pp:173-178 [Conf]
  13. Hsing-Chung Liang, Chung-Len Lee, Jwu E. Chen
    Invalid State Identification for Sequential Circuit Test Generation. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1996, pp:10-15 [Conf]
  14. Chih-Wen Lu, Chauchin Su, Chung-Len Lee, Jwu E. Chen
    Is IDDQ testing not applicable for deep submicron VLSI in year 2011? [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:338-343 [Conf]
  15. Shih Ping Lin, Chung-Len Lee, Jwu E. Chen
    A Scan Matrix Design for Low Power Scan-Based Test. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:224-229 [Conf]
  16. Shih Ping Lin, Chung-Len Lee, Jwu E. Chen
    Adaptive Encoding Scheme for Test Volume/Time Reduction in SoC Scan Testing. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:324-329 [Conf]
  17. Jun-Weir Lin, Chung-Len Lee, Chauchin Su, Jwu E. Chen
    Fault diagnosis for linear analog circuits. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2000, pp:25-30 [Conf]
  18. Meng-Lieh Sheu, Chung-Len Lee
    A programmable multiple-sequence generator for BIST applications. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:279-285 [Conf]
  19. Chauchin Su, Yue-Tsang Chen, Chung-Len Lee
    Analog Metrology and Stimulus Selection in a Noisy Environment. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1999, pp:233-238 [Conf]
  20. Chin-Cheng Tsai, Chung-Len Lee
    An On-Chip Jitter Measurement Circuit for the PLL. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2003, pp:332-335 [Conf]
  21. Wen Ching Wu, Chung-Len Lee, Jwu E. Chen
    Identification of robust untestable path delay faults. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:229-0 [Conf]
  22. Ming Shae Wu, Chung-Len Lee, Chi Peng Chang, Jwu E. Chen
    A Testing Scheme for Crosstalk Faults Based on the Oscillation Test Signal. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2002, pp:170-175 [Conf]
  23. Ming Shae Wu, Chung-Len Lee, Yeong-Jar Chang, Wen Ching Wu
    Crosstalk Fault Detection for Interconnection Lines Based on Path Delay Inertia Principle. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:106-111 [Conf]
  24. Tyh-Song Hwang, Chung-Len Lee, Wen-Zen Shen, Ching Ping Wu
    A Parallel Pattern Mixed-Level Fault Simulator. [Citation Graph (0, 0)][DBLP]
    DAC, 1990, pp:716-719 [Conf]
  25. Wen Ching Wu, Chung-Len Lee
    A Probabilistic Testability Measure for Delay Faults. [Citation Graph (0, 0)][DBLP]
    DAC, 1991, pp:440-445 [Conf]
  26. Jun-Weir Lin, Chung-Len Lee, Jwu E. Chen
    An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:1119- [Conf]
  27. Chauchin Su, Yue-Tsang Chen, Mu-Jeng Huang, Gen-Nan Chen, Chung-Len Lee
    All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:527-0 [Conf]
  28. Chih-Wen Lu, Chung-Len Lee
    A Low Power High Speed Class-B Buffer Amplifier for Flat Panel Display Application. [Citation Graph (0, 0)][DBLP]
    DELTA, 2002, pp:172-176 [Conf]
  29. Meng Chiy Lin, Jwu E. Chen, Chung-Len Lee
    TRANS: A Fast and Memory-Efficient Path Delay Fault Simulator. [Citation Graph (0, 0)][DBLP]
    EDAC-ETC-EUROASIC, 1994, pp:508-512 [Conf]
  30. Wen Ching Wu, Chung-Len Lee, Jwu E. Chen, Won Yih Lin
    Distributed Fault Simulation for Sequential Circuits by Pattern Partitioning. [Citation Graph (0, 0)][DBLP]
    EDAC-ETC-EUROASIC, 1994, pp:661- [Conf]
  31. Yeong-Jar Chang, Chung-Len Lee
    Synthesis of Multi-Variable MVL Funtions Using Hybrid Mode CMOS Logic. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1994, pp:35-41 [Conf]
  32. Chung-Len Lee, Horng Nan Chern, Min Shung Liao, Hui Min Wang
    On Designing of 4-Valued Memory with Double-Gate TFT. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1995, pp:187-0 [Conf]
  33. Hui Min Wang, Chung-Len Lee, Jwu E. Chen
    Fault Analysis on Two-Level (K+1)-Valued Logic Circuits. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1992, pp:181-188 [Conf]
  34. Hui Min Wang, Chung-Len Lee, Jwu E. Chen
    Algebraic Division for Multilevel Logic Synthesis of Multi-Valued Logic Circuits. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1994, pp:44-51 [Conf]
  35. Hui Min Wang, Chung-Len Lee, Jwu E. Chen
    Complete Test Set for Multiple-Valued Logic Networks. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1994, pp:289-296 [Conf]
  36. Hui Min Wang, Chung-Len Lee, Jwu E. Chen
    Factorization of Multi-Valued Logic Functions. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1995, pp:164-169 [Conf]
  37. Kuo-Chan Huang, Chung-Len Lee, Jwu E. Chen
    Maximization of power dissipation under random excitation for burn-in testing. [Citation Graph (0, 0)][DBLP]
    ITC, 1998, pp:567-576 [Conf]
  38. Katherine Shu-Min Li, Chung-Len Lee, Yao-Wen Chang, Chauchin Su, Jwu E. Chen
    Multilevel full-chip routing with testability and yield enhancement. [Citation Graph (0, 0)][DBLP]
    SLIP, 2005, pp:29-36 [Conf]
  39. Soon Jyh Chang, Chung-Len Lee, Jwu E. Chen
    Functional test pattern generation for CMOS operational amplifier. [Citation Graph (0, 0)][DBLP]
    VTS, 1997, pp:267-273 [Conf]
  40. Hsing-Chung Liang, Chung-Len Lee, Jwu E. Chen
    Partial Reset and Scan for Flip-Flops Based on States Requirement for Test Generation. [Citation Graph (0, 0)][DBLP]
    VTS, 1998, pp:341-347 [Conf]
  41. Tek Jau Tan, Chung-Len Lee
    Socillator Test: A Delay Test Scheme for Embedded ICs in the Boundary-Scan Environment. [Citation Graph (0, 0)][DBLP]
    VTS, 2001, pp:158-162 [Conf]
  42. Ming Shae Wu, Chung-Len Lee
    Using a Periodic Square Wave Test Signal to Detect Crosstalk Faults. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:2, pp:160-169 [Journal]
  43. Hsing-Chung Liang, Chung-Len Lee, Jwu E. Chen
    Identifying Untestable Faults in Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1995, v:12, n:3, pp:14-23 [Journal]
  44. Meng-Lieh Sheu, Chung-Len Lee
    Simplifying Sequential Circuit Test Generation. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1994, v:11, n:3, pp:28-38 [Journal]
  45. Soon Jyh Chang, Chung-Len Lee, Jwu E. Chen
    Structure-Based Specification-Constrained Test Frequency Generation for Linear Analog Circuits. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 2003, v:19, n:4, pp:637-651 [Journal]
  46. Yeong-Jar Chang, Chung-Len Lee, Jwu E. Chen, Chauchin Su
    A Behavior-Level Fault Model for the Closed-Loop Operational Amplifier. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 2000, v:16, n:5, pp:751-766 [Journal]
  47. Kuo-Chan Huang, Chung-Len Lee, Jwu E. Chen
    A Compiled-Code Parallel Pattern Logic Simulator With Inertial Delay Model. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 1999, v:15, n:6, pp:885-897 [Journal]
  48. Hsing-Chung Liang, Chung-Len Lee
    Flip-Flop Selection for Mixed Scan and Reset Design Based on Test Generation and Structure of Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 2000, v:16, n:5, pp:687-702 [Journal]
  49. Wen Ching Wu, Chung-Len Lee, Jwu E. Chen
    A Two-Phase Fault Simulation Scheme for Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 1998, v:14, n:3, pp:669-686 [Journal]
  50. Chung-Len Lee, Meng-Lieh Sheu
    A Multiple-Sequence Generator Based on Inverted Nonlinear Autonomous Machines. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1996, v:45, n:9, pp:1079-1083 [Journal]
  51. Beyin Chen, Chung-Len Lee
    A complement-based fast algorithm to generate universal test sets for multi-output functions. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:3, pp:370-377 [Journal]
  52. Jwu E. Chen, Chung-Len Lee, Wen-Zen Shen
    Single-fault fault-collapsing analysis in sequential logic circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:12, pp:1559-1568 [Journal]
  53. Katherine Shu-Min Li, Chauchin Su, Yao-Wen Chang, Chung-Len Lee, Jwu E. Chen
    IEEE Standard 1500 Compatible Interconnect Diagnosis for Delay and Crosstalk Faults. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:11, pp:2513-2525 [Journal]
  54. Hsing-Chung Liang, Chung-Len Lee, Jwu E. Chen
    Identifying invalid states for sequential circuit test generation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:9, pp:1025-1033 [Journal]
  55. Chih-Wen Lu, Chung-Len Lee
    A low-power high-speed class-AB buffer amplifier for flat-panel-display application. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:2, pp:163-168 [Journal]
  56. Katherine Shu-Min Li, Chung-Len Lee, Chauchin Su, Jwu E. Chen
    IEEE Standard 1500 Compatible Oscillation Ring Test Methodology for Interconnect Delay and Crosstalk Detection. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:4, pp:341-355 [Journal]

  57. Arbitrary Waveform Generator Based on Direct Digital Frequency Synthesizer. [Citation Graph (, )][DBLP]


  58. A Fast Two-Stage Sample-and-Hold Amplifier for Pipelined ADC Application. [Citation Graph (, )][DBLP]


  59. A reconfigurable MAC architecture implemented with mixed-Vt standard cell library. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002