The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chia-Chih Yen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hue-Min Lin, Chia-Chih Yen, Che-Hua Shih, Jing-Yang Jou
    On compliance test of on-chip bus for SOC. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:328-333 [Conf]
  2. Chien-Nan Jimmy Liu, Chia-Chih Yen, Jing-Yang Jou
    Automatic Functional Vector Generation Using the Interacting FSM Model. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:372-377 [Conf]
  3. Chia-Chih Yen, Kuang-Chien Chen, Jing-Yang Jou
    A Practical Approach to Cycle Bound Estimation for Property Checking. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:149-154 [Conf]
  4. Chia-Chih Yen, Ten Lin, Hermes Lin, Kai Yang, Tayung Liu, Yu-Chin Hsu
    Diagnosing Silicon Failures Based on Functional Test Patterns. [Citation Graph (0, 0)][DBLP]
    MTV, 2006, pp:94-98 [Conf]
  5. Chia-Chih Yen, Jing-Yang Jou, Kuang-Chien Chen
    A Divide-and-Conquer-Based Algorithm for Automatic Simulation Vector Generation. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2004, v:21, n:2, pp:111-120 [Journal]
  6. Chia-Chih Yen, Jing-Yang Jou
    An Optimum Algorithm for Compacting Error Traces for Efficient Design Error Debugging. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:11, pp:1356-1366 [Journal]

  7. A General Failure Candidate Ranking Framework for Silicon Debug. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002