The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Michiaki Muraoka: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Akira Motohara, Sadami Takeoka, Toshinori Hosokawa, Mitsuyasu Ohta, Yuji Takai, Michihiro Matsumoto, Michiaki Muraoka
    Design for testability using register-transfer level partial scan selection. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1995, pp:- [Conf]
  2. Michiaki Muraoka, Hiroaki Nishi, Rafael K. Morizawa, Hideaki Yokota, Hideyuki Hamada
    Design methodology for SoC arthitectures based on reusable virtual cores. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:256-262 [Conf]
  3. Hiroshi Date, Toshinori Hosokawa, Michiaki Muraoka
    A SoC Test Strategy Based on a Non-Scan DFT Method. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2002, pp:305-310 [Conf]
  4. Toshinori Hosokawa, Hiroshi Date, Michiaki Muraoka
    A State Reduction Method for Non-Scan Based FSM Testing with Don't Care Inputs Identification Technique. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2002, pp:55-60 [Conf]
  5. Toshinori Hosokawa, Hiroshi Date, Masahide Miyazaki, Michiaki Muraoka, Hideo Fujiwara
    A Method of Test Plan Grouping to Shorten Test Length for RTL Data Paths under a Test Controller Area Constraint. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2003, pp:130-135 [Conf]
  6. Toshinori Hosokawa, Toshihiro Hiraoka, Mitsuyasu Ohta, Michiaki Muraoka, Shigeo Kuninobu
    A Partial Scan Design Method Based on n-Fold Line-up Structures. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1997, pp:306-0 [Conf]
  7. Toshinori Hosokawa, Kenichi Kawaguchi, Mitsuyasu Ohta, Michiaki Muraoka
    A Design for testability Method Using RTL Partitioning. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1996, pp:88-93 [Conf]
  8. Masahide Miyazaki, Toshinori Hosokawa, Hiroshi Date, Michiaki Muraoka, Hideo Fujiwara
    A DFT Selection Method for Reducing Test Application Time of System-on-Chips. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2003, pp:412-417 [Conf]
  9. Akira Motohara, Toshinori Hosokawa, Michiaki Muraoka, Hidetsugu Maekawa, Kazuhiro Kayashima, Yasuharu Shimeki, Seichi Shin
    A State Traversal Algorithm Using a State Covariance Matrix. [Citation Graph (0, 0)][DBLP]
    DAC, 1993, pp:97-101 [Conf]
  10. Michiaki Muraoka, Hirokazu Iida, Hideyuki Kikuchihara, Michio Murakami, Kazuyuki Hirakawa
    ACTAS: an accurate timing analysis system for VLSI. [Citation Graph (0, 0)][DBLP]
    DAC, 1985, pp:152-158 [Conf]
  11. Toshinori Hosokawa, Hiroshi Date, Michiaki Muraoka
    A Test Generation Method Using a Compacted Test Table and a Test Generation Method Using a Compacted Test Plan Table for RTL Data Path Circuits. [Citation Graph (0, 0)][DBLP]
    VTS, 2002, pp:328-335 [Conf]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002