The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Dongsheng Ma: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dongsheng Ma, Wing-Hung Ki, Chi-Ying Tsui
    Fast adaptive DC-DC conversion using dual-loop one-cycle control in standard digital CMOS process. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:539-540 [Conf]
  2. Dongsheng Ma, Wing-Hung Ki, Chi-Ying Tsui, Philip K. T. Mok
    A single-inductor dual-output integrated DC/DC boost converter for variable voltage scheduling. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:19-20 [Conf]
  3. Janet Meiling Wang, Bharat Srinivas, Dongsheng Ma, Charlie Chung-Ping Chen, Jun Li
    System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS). [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:728-735 [Conf]
  4. Hylas Y. H. Lam, Wing-Hung Ki, Dongsheng Ma
    Loop gain analysis and development of high-speed high-accuracy current sensors for switching converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2004, pp:828-831 [Conf]
  5. Dongsheng Ma, Vincent H. S. Tam, Wing-Hung Ki, Hylas Y. H. Lam
    A CAD simulator based on loop gain measurement for switching converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2004, pp:940-943 [Conf]
  6. Dongsheng Ma, Wing-Hung Ki, Philip K. T. Mok, Chi-Ying Tsui
    Single-inductor multiple-output switching converters with bipolar outputs. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2001, pp:301-304 [Conf]
  7. Dongsheng Ma
    Robust multiple-phase switched-capacitor DC-DC converter with digital interleaving regulation scheme. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2006, pp:400-405 [Conf]
  8. Dongsheng Ma, Janet Meiling Wang, Mohankumar N. Somasundaram, Zongqi Hu
    Design and optimization on dynamic power system for self-powered integrated wireless sensing nodes. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2005, pp:303-306 [Conf]
  9. Chuang Zhang, Dongsheng Ma, Ashok Srivastava
    Integrated adaptive DC/DC conversion with adaptive pulse-train technique for low-ripple fast-response regulation. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2004, pp:257-262 [Conf]
  10. Dongsheng Ma, Janet Meiling Wang, Pablo Vazquas
    Adaptive on-chip power supply with robust one-cycle control technique. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2006, pp:394-399 [Conf]
  11. Feng Luo, Dongsheng Ma
    An Integrated Switching Power Converter with a Hybrid Pulse-Train/PWM Control. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:305-308 [Conf]
  12. Hio Leong Chao, Dongsheng Ma
    CMOS variable-gain wide-bandwidth CMFB-free differential current feedback amplifier for ultrasound diagnostic applications. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  13. Dongsheng Ma
    Automatic substrate switching circuit for on-chip adaptive power supply system. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  14. Mohankumar N. Somasundaram, Dongsheng Ma
    Integrated low-ripple-voltage fast-response switched-capacitor power converter with interleaving regulation scheme. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  15. Alexander V. Mitev, Michael Marefat, Dongsheng Ma, Janet Meiling Wang
    Principle hessian direction based parameter reduction for interconnect networks with process variation. [Citation Graph (0, 0)][DBLP]
    SLIP, 2007, pp:41-46 [Conf]

  16. Parameter Reduction for Variability Analysis by Slice Inverse Regression (SIR) Method. [Citation Graph (, )][DBLP]


  17. Principle Hessian direction based parameter reduction with process variation. [Citation Graph (, )][DBLP]


  18. A pseudo-CCM buck converter with freewheel switching control. [Citation Graph (, )][DBLP]


  19. An integrated reconfigurable switched-capacitor DC-DC converter with a dual-loop adaptive gain-pulse control. [Citation Graph (, )][DBLP]


  20. A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-efficient noise-sensitive devices. [Citation Graph (, )][DBLP]


Search in 0.016secs, Finished in 0.017secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002