The SCEAS System
| |||||||

## Search the dblp DataBase
Michel S. Nakhla:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Natalie Nakhla, Ramachandra Achar, Michel S. Nakhla, Anestis Dounavis
**Delay extraction based closed-form SPICE compatible passive macromodels for distributed transmission line interconnects.**[Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:1082-1085 [Conf] - Eli Chiprout, Michel S. Nakhla
**Generalized Moment-Matching Methods for Transient Analysis of Interconnect Networks.**[Citation Graph (0, 0)][DBLP] DAC, 1992, pp:201-206 [Conf] - Eli Chiprout, Michel S. Nakhla
**Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation.**[Citation Graph (0, 0)][DBLP] DAC, 1993, pp:732-736 [Conf] - Emad Gad, Anestis Dounavis, Michel S. Nakhla, Ramachandra Achar
**Passive model order reduction of multiport distributed interconnects.**[Citation Graph (0, 0)][DBLP] DAC, 2000, pp:526-531 [Conf] - Emad Gad, Michel S. Nakhla
**Model order reduction of nonuniform transmission lines using integrated congruence transform.**[Citation Graph (0, 0)][DBLP] DAC, 2003, pp:238-243 [Conf] - Pavan K. Gunupudi, Michel S. Nakhla
**Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques.**[Citation Graph (0, 0)][DBLP] DAC, 1999, pp:13-16 [Conf] - Emad Gad, Michel S. Nakhla
**Efficient Model Reduction of Linear Time-Varying Systems via Compressed Transient System Function.**[Citation Graph (0, 0)][DBLP] DATE, 2002, pp:916-922 [Conf] - Roni Khazaka, Michel S. Nakhla
**Compact Macromodel for Lossy Coupled Transmission Lines.**[Citation Graph (0, 0)][DBLP] DATE, 2002, pp:1114- [Conf] - Ramachandra Achar, Michel S. Nakhla, Qi-Jun Zhang
**Addressing high frequency effects in VLSI interconnects with full wave model and CFH.**[Citation Graph (0, 0)][DBLP] ICCAD, 1995, pp:53-56 [Conf] - Eli Chiprout, Hansruedi Heeb, Michel S. Nakhla, Albert E. Ruehli
**Simulating 3-D retarded interconnect models using complex frequency hopping (CFH).**[Citation Graph (0, 0)][DBLP] ICCAD, 1993, pp:66-72 [Conf] - Emad Gad, Michel S. Nakhla
**Model reduction for DC solution of large nonlinear circuits.**[Citation Graph (0, 0)][DBLP] ICCAD, 1999, pp:376-379 [Conf] - Richard Griffith, Michel S. Nakhla
**A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuits.**[Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:276-280 [Conf] - Sanjay L. Manney, Michel S. Nakhla, Qi-Jun Zhang
**Time domain analysis of nonuniform frequency dependent high-speed interconnects.**[Citation Graph (0, 0)][DBLP] ICCAD, 1992, pp:449-453 [Conf] - Tak K. Tang, Michel S. Nakhla
**Analysis of High-Speed VLSI Interconnects Using the Asymptotic Waveform Evaluation Technique.**[Citation Graph (0, 0)][DBLP] ICCAD, 1990, pp:542-545 [Conf] - Guowu Zheng, Qi-Jun Zhang, Michel S. Nakhla, Ramachandra Achar
**An efficient approach for moment-matching simulation of linear subnetworks with measured or tabulated data.**[Citation Graph (0, 0)][DBLP] ICCAD, 1996, pp:20-23 [Conf] - Dong H. Xie, Michel S. Nakhla
**Delay and Crosstalk Simulation of High-Speed VLSI Interconnects with Nonlinear Terminations.**[Citation Graph (0, 0)][DBLP] ICCAD, 1991, pp:66-69 [Conf] - J. Richard Griffith, Qi-Jun Zhang, Michel S. Nakhla
**Parallel Time Domain Analysis and Optimization of Distributed VLSI Interconnects.**[Citation Graph (0, 0)][DBLP] ISCAS, 1993, pp:1543-1546 [Conf] - Natalie Nakhla, Ramachandra Achar, Michel S. Nakhla
**Accurate and closed-form SPICE compatible passive macromodels for distributed interconnects with frequency dependent parameters.**[Citation Graph (0, 0)][DBLP] ISCAS (6), 2005, pp:5770-5773 [Conf] - Natalie Nakhla, Anestis Dounavis, Ramachandra Achar, Michel S. Nakhla
**Fast sensitivity analysis of transmission line networks.**[Citation Graph (0, 0)][DBLP] ISCAS (5), 2004, pp:121-124 [Conf] - Praveen Pai, Emad Gad, Ramachandra Achar, Roni Khazaka, Michel S. Nakhla
**Computing large-change sensitivity of periodic responses of nonlinear circuits using reduction techniques.**[Citation Graph (0, 0)][DBLP] ISCAS (5), 2004, pp:333-336 [Conf] - Dharmendra Saraswat, Ramachandra Achar, Michel S. Nakhla
**Passive macromodeling of subnetworks characterized by measured data.**[Citation Graph (0, 0)][DBLP] ISCAS (3), 2003, pp:502-505 [Conf] - Qi-Jun Zhang, Michel S. Nakhla
**Signal Integrity Analysis and Optimization of VLSI Interconnects using Neural Network Models.**[Citation Graph (0, 0)][DBLP] ISCAS, 1994, pp:459-462 [Conf] - Ramachandra Achar, Michel S. Nakhla
**Efficient simulation of on-chip RF components using model-reduction techniques.**[Citation Graph (0, 0)][DBLP] ISCAS (2), 1999, pp:81-84 [Conf] - Pavan K. Gunupudi, Michel S. Nakhla, Ramachandra Achar
**Multi-point multi-port reduction of high-speed distributed interconnects using Krylov-space techniques.**[Citation Graph (0, 0)][DBLP] ISCAS (6), 1999, pp:242-245 [Conf] - Y. Tanji, A. Ushida, Michel S. Nakhla
**Passive closed-form expression of RLCG transmission lines.**[Citation Graph (0, 0)][DBLP] ISCAS (3), 2002, pp:795-798 [Conf] - J. Richard Griffith, Qi-Jun Zhang, Michel S. Nakhla
**Parallel Time Domain Analysis and Optimization of High-Speed VLSI Interconnects.**[Citation Graph (0, 0)][DBLP] PPSC, 1993, pp:225-227 [Conf] - Dharmendra Saraswat, Ramachandra Achar, Michel S. Nakhla
**Projection Based Fast Passive Compact Macromodeling of High-Speed VLSI Circuits and Interconnects.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2005, pp:629-633 [Conf] - Dharmendra Saraswat, Ramachandra Achar, Michel S. Nakhla
**Circuit Compatible Macromodeling of High-Speed VLSI Modules Characterized by Scattering Parameters.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2006, pp:667-671 [Conf] - Gurpreet Shinh, Natalie Nakhla, Ramachandra Achar, Michel S. Nakhla, Ihsan Erdin
**Efficient and Accurate EMC Analysis of High-Frequency VLSI Subnetworks.**[Citation Graph (0, 0)][DBLP] VLSI Design, 2006, pp:672-676 [Conf] - Michel S. Nakhla
**Performance Evaluation of Optical Fiber Transmission Systems.**[Citation Graph (0, 0)][DBLP] IEEE Journal on Selected Areas in Communications, 1990, v:8, n:8, pp:1617-1623 [Journal] - Ramachandra Achar, Michel S. Nakhla, Qi-Jun Zhang
**Full-wave analysis of high-speed interconnects using complex frequency hopping.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:10, pp:997-1016 [Journal] - Eli Chiprout, Michel S. Nakhla
**Analysis of interconnect networks using complex frequency hopping (CFH).**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:2, pp:186-200 [Journal] - Richard Griffith, Michel S. Nakhla
**Mixed frequency/time domain analysis of nonlinear circuits.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:8, pp:1032-1043 [Journal] - Pavan K. Gunupudi, Michel S. Nakhla, Ramachandra Achar
**Simulation of high-speed distributed interconnects usingKrylov-space techniques.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:7, pp:799-808 [Journal] - Sanjay L. Manney, Michel S. Nakhla, Qi-Jun Zhang
**Analysis of nonuniform, frequency-dependent high-speed interconnects using numerical inversion of Laplace transform.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:12, pp:1513-1525 [Journal] - Tak K. Tang, Michel S. Nakhla
**Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation technique.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:3, pp:341-352 [Journal] - Dong H. Xie, Michel S. Nakhla
**Delay and crosstalk simulation of high-speed VLSI interconnects with nonlinear terminations.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:11, pp:1798-1811 [Journal] - Emad Gad, Michel S. Nakhla
**Efficient simulation of nonuniform transmission lines using integrated congruence transform.**[Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2004, v:12, n:12, pp:1307-1320 [Journal] - Dharmendra Saraswat, Ramachandra Achar, Michel S. Nakhla
**Global Passivity Enforcement Algorithm for Macromodels of Interconnect Subnetworks Characterized by Tabulated Data.**[Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2005, v:13, n:7, pp:819-832 [Journal] - Dharmendra Saraswat, Ramachandra Achar, Michel S. Nakhla
**Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels.**[Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2007, v:15, n:1, pp:48-59 [Journal] **Sparse and passive reduction of massively coupled large multiport interconnects.**[Citation Graph (, )][DBLP]**On passivity enforcement for macromodels of S-parameter based tabulated subnetworks.**[Citation Graph (, )][DBLP]
Search in 0.166secs, Finished in 0.168secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |