The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Toshiaki Miyazaki: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Toshiaki Miyazaki
    Reconfigurable Systems: A Survey (Embedded Tutorial). [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1998, pp:447-452 [Conf]
  2. Takahiro Murooka, Atsushi Takahara, Toshiaki Miyazaki
    A novel network node architecture for high performance and function flexibility. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:551-557 [Conf]
  3. Takahiro Murooka, Atsushi Takahara, Toshiaki Miyazaki, Akihiro Tsutsui
    An Architecture-oriented Routing Method for FPGAs Having Rich Hierarchical Routing Resources. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1998, pp:527-533 [Conf]
  4. Takahiro Murooka, Toshiaki Miyazaki
    Protocol Stack-Based Telecom-Emulator. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:186-0 [Conf]
  5. Kazuhiro Hayashi, Toshiaki Miyazaki, Kazuhiro Shirakawa, Kazuhisa Yamada, Naohisa Ohta
    Reconfigurable real-time signal transport system using custom FPGAs. [Citation Graph (0, 0)][DBLP]
    FCCM, 1995, pp:68-77 [Conf]
  6. Toshiaki Miyazaki, Takahiro Murooka, Masaru Katayama, Atsushi Takahara
    Transmutable Telecom System and Its Application. [Citation Graph (0, 0)][DBLP]
    FCCM, 1999, pp:34-43 [Conf]
  7. Takahiro Murooka, Atsushi Takahara, Toshiaki Miyazaki
    Why a CAD-Verified FPGA Makes Routing so Simple and Fast! A Result of Co-Designing FPGAs and CAD Algorithms. [Citation Graph (0, 0)][DBLP]
    FPGA, 1999, pp:255- [Conf]
  8. Atsushi Takahara, Toshiaki Miyazaki, Takahiro Murooka, Masaru Katayama, Kazuhiro Hayashi, Akihiro Tsutsui, Takaki Ichimori, Ken-nosuke Fukami
    More Wires and Fewer LUTs: A Design Methodology for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 1998, pp:12-19 [Conf]
  9. Akihiro Tsutsui, Toshiaki Miyazaki
    YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing. [Citation Graph (0, 0)][DBLP]
    FPGA, 1997, pp:93-100 [Conf]
  10. Toshiaki Miyazaki, Hiroshi Nakada, Akihiro Tsutsui, Kazuhisa Yamada, Naohisa Ohta
    A Speed-Up Technique for Synchronous Circuits Realized as LUT-Based FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1994, pp:89-98 [Conf]
  11. Toshiaki Miyazaki, Kazuhiro Shirakawa, Masaru Katayama, Takahiro Murooka, Atsushi Takahara
    A Transmutable Telecom System. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:366-375 [Conf]
  12. Toshiaki Miyazaki, Akihiro Tsutsui, Kenji Ishii, Naohisa Ohta
    FACT: Co-evaluation Environment for FPGA Architecture and CAD System. [Citation Graph (0, 0)][DBLP]
    FPL, 1996, pp:34-43 [Conf]
  13. Toshiaki Miyazaki, Atsushi Takahara, Masaru Katayama, Takahiro Murooka, Takaki Ichimori, Ken-nosuke Fukami, Akihiro Tsutsui, Kazuhiro Hayashi
    CAD-oriented FPGA and dedicated CAD system for telecommunications. [Citation Graph (0, 0)][DBLP]
    FPL, 1997, pp:11-20 [Conf]
  14. Toshiaki Miyazaki, Kazuhisa Yamada, Akihiro Tsutsui, Hiroshi Nakada, Naohisa Ohta
    Telecommunication-Oriented FPGA and Dedicated CAD System. [Citation Graph (0, 0)][DBLP]
    FPL, 1995, pp:54-67 [Conf]
  15. Toshiaki Miyazaki, Katsushi Iwashita
    Towards Adaptive Networking. [Citation Graph (0, 0)][DBLP]
    HASE, 2002, pp:151-158 [Conf]
  16. Toshiaki Miyazaki, Tamio Hoshino, Makoto Endo
    A CAD Process Scheduling Technique. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1990, pp:354-357 [Conf]
  17. Minoru Inamori, Kenji Ishii, Akihiro Tsutsui, Kazuhiro Shirakawa, Hiroshi Nakada, Toshiaki Miyazaki
    A New Processor Architecture for Digital Signal Transport Systems. [Citation Graph (0, 0)][DBLP]
    ICCD, 1997, pp:157-162 [Conf]
  18. Naohisa Ohta, Hiroshi Nakada, Kazuhisa Yamada, Akihiro Tsutsui, Toshiaki Miyazaki
    PROTEUS: Programmable Hardware for Telecommunication Systems. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:178-183 [Conf]
  19. Akihiro Tsutsui, Toshiaki Miyazaki, Kazuhisa Yamada, Naohisa Ohta
    Special purpose FPGA for high-speed digital telecommunication systems. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:486-491 [Conf]
  20. Takeru Inoue, Seiichiro Tani, Hirokazu Takahashi, Toshiaki Miyazaki, Kan Toyoshima
    Design and Implementation of Advanced Multicast Router Based on Cluster Computing. [Citation Graph (0, 0)][DBLP]
    ICPADS (1), 2005, pp:328-335 [Conf]
  21. Masaru Katayama, Atsushi Takahara, Toshiaki Miyazaki
    Reconfigurable Signal Probing Mechanism for a Transmutable Telecom System. [Citation Graph (0, 0)][DBLP]
    ICPP Workshops, 1999, pp:360-365 [Conf]
  22. Toshiaki Miyazaki, Atsushi Takahara, Shinya Ishihara, Seiichiro Tani, Takahiro Murooka, Tomoo Fukazawa, Mitsuo Teramoto, Kazuyoshi Matsuhiro
    Virtual BUS: A Network Technology for Setting up Distributed Resources in Your Own Computer. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2000, pp:535-540 [Conf]
  23. Seiichiro Tani, Toshiaki Miyazaki, Noriyuki Takahashi
    Adaptive Stream Multicast Based on IP Unicast and Dynamic Commercial Attachment Mechanism: An Active Network Implementation. [Citation Graph (0, 0)][DBLP]
    IWAN, 2001, pp:116-133 [Conf]
  24. Atsushi Takahara, Seiichiro Tani, Shinya Ishihara, Toshiaki Miyazaki, Mitsuo Teramoto, Tomoo Fukazawa, Kazuyoshi Matsuhiro
    Virtual BUS: An Easy-to-Use Environment for Distributed Resources. [Citation Graph (0, 0)][DBLP]
    LCN, 1999, pp:62-70 [Conf]
  25. Toshiaki Miyazaki, Hiroshi Nakada, Akihiro Tsutsui, Kazuhisa Yamada, Naohisa Ohta
    Performance improvement technique for synchronous circuits realized as LUT-based FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1995, v:3, n:3, pp:455-459 [Journal]
  26. Akihiro Tsutsui, Toshiaki Miyazaki
    ANT-on-YARDS: FPGA/MPU hybrid architecture for telecommunication data processing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:2, pp:199-211 [Journal]
  27. Toshiaki Miyazaki, Atsushi Takahara, Takahiro Murooka, Masaru Katayama, Takaki Ichimori, Kazuhiro Shirakawa, Akihiro Tsutsui, K. Fukami
    PROTEUS-Lite project: dedicated to developing a telecommunication-oriented FPGA and its applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:4, pp:401-414 [Journal]

  28. A Messaging Network to Realize an SOA-Based System. [Citation Graph (, )][DBLP]


  29. Distributed Coloring Algorithm for Wireless Sensor Networks and Its Applications. [Citation Graph (, )][DBLP]


  30. Distributed Data Aggregation in Multi-sink Sensor Networks Using a Graph Coloring Algorithm. [Citation Graph (, )][DBLP]


  31. An Autonomous Algorithm for Construction of Energy-conscious Communication Tree in Wireless Sensor Networks. [Citation Graph (, )][DBLP]


  32. Effective Sensing Function Allocation Using a Distributed Graph Coloring and a Slot Allocation Algorithm in Wireless Sensor Networks. [Citation Graph (, )][DBLP]


  33. A Function Alternation Algorithm for Wireless Sensor Networks. [Citation Graph (, )][DBLP]


  34. Rapid*Closure: Algebraic Extensions of a Scalar Multiply-add Operation. [Citation Graph (, )][DBLP]


  35. Boolean formulation for sensor allocation problem and its efficient solver. [Citation Graph (, )][DBLP]


  36. An Autonomous Multicast-tree Creation Algorithm for Wireless Sensor Networks. [Citation Graph (, )][DBLP]


  37. Service oriented architecture realized by a messaging network. [Citation Graph (, )][DBLP]


  38. Dual Optimization of Dynamic Sensor Function Allocation and Effective Sensed Data Aggregation in Wireless Sensor Networks. [Citation Graph (, )][DBLP]


  39. Automatic damaged-function alternation among wireless sensor nodes. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002