Search the dblp DataBase

Publications of Author

1. Alexander Maxiaguine, Simon Künzli, Samarjit Chakraborty, Lothar Thiele
   Rate analysis for streaming applications with on-chip buffer constraints. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2004, pp:131-136 [Conf]
   
2. Samarjit Chakraborty, Thomas Erlebach, Simon Künzli, Lothar Thiele
   Schedulability of event-driven code blocks in real-time embedded systems. [Citation Graph (0, 0)][DBLP]
   DAC, 2002, pp:616-621 [Conf]
   
3. Lothar Thiele, Samarjit Chakraborty, Matthias Gries, Simon Künzli
   A framework for evaluating design tradeoffs in packet processing architectures. [Citation Graph (0, 0)][DBLP]
   DAC, 2002, pp:880-885 [Conf]
   
4. Samarjit Chakraborty, Simon Künzli, Lothar Thiele
   A General Framework for Analysing System Properties in Platform-Based Embedded System Designs. [Citation Graph (0, 0)][DBLP]
   DATE, 2003, pp:10190-10195 [Conf]
   
5. Simon Künzli, Francesco Poletti, Luca Benini, Lothar Thiele
   Combining simulation and formal methods for system-level performance analysis. [Citation Graph (0, 0)][DBLP]
   DATE, 2006, pp:236-241 [Conf]
   
6. Alexander Maxiaguine, Simon Künzli, Lothar Thiele
   Workload Characterization Model for Tasks with Variable Execution Demand. [Citation Graph (0, 0)][DBLP]
   DATE, 2004, pp:1040-1045 [Conf]
   
7. Eckart Zitzler, Simon Künzli
   Indicator-Based Selection in Multiobjective Search. [Citation Graph (0, 0)][DBLP]
   PPSN, 2004, pp:832-842 [Conf]
   
8. Samarjit Chakraborty, Simon Künzli, Lothar Thiele
   Approximate Schedulability Analysis. [Citation Graph (0, 0)][DBLP]
   IEEE Real-Time Systems Symposium, 2002, pp:159-168 [Conf]
   
9. Samarjit Chakraborty, Simon Künzli, Lothar Thiele, Andreas Herkersdorf, Patricia Sagmeister
   Performance evaluation of network processor architectures: combining simulation with analytical estimation. [Citation Graph (0, 0)][DBLP]
   Computer Networks, 2003, v:41, n:5, pp:641-665 [Journal]
   
10. Alexander Maxiaguine, Samarjit Chakraborty, Simon Künzli, Lothar Thiele
    Evaluating Schedulers for Multimedia Processing on Buffer-Constrained SoC Platforms. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2004, v:21, n:5, pp:368-377 [Journal]
    
11. 
    Combined approach to system level performance analysis of embedded systems. [Citation Graph (, )][DBLP]
    
    
12. 
    Generating event traces based on arrival curves. [Citation Graph (, )][DBLP]
    
    
13. 
    DiMo: distributed node monitoring in wireless sensor networks. [Citation Graph (, )][DBLP]