The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David Zaretsky: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gaurav Mittal, David Zaretsky, Gokhan Memik, Prith Banerjee
    Automatic extraction of function bodies from software binaries. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:928-931 [Conf]
  2. Gaurav Mittal, David Zaretsky, Xiaoyong Tang, Prithviraj Banerjee
    Automatic translation of software binaries onto FPGAs. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:389-394 [Conf]
  3. Prithviraj Banerjee, Nagaraj Shenoy, Alok N. Choudhary, Scott Hauck, C. Bachmann, Malay Haldar, Pramod G. Joisha, Alex K. Jones, Abhay Kanhere, Anshuman Nayak, S. Periyacheri, M. Walkden, David Zaretsky
    A MATLAB Compiler for Distributed, Heterogeneous, Reconfigurable Computing Systems. [Citation Graph (0, 0)][DBLP]
    FCCM, 2000, pp:39-48 [Conf]
  4. David Zaretsky, Gaurav Mittal, Xiaoyong Tang, Prithviraj Banerjee
    Overview of the FREEDOM Compiler for Mapping DSP Software to FPGAs. [Citation Graph (0, 0)][DBLP]
    FCCM, 2004, pp:37-46 [Conf]
  5. David Zaretsky, Gaurav Mittal, Xiaoyong Tang, Prithviraj Banerjee
    Evaluation of scheduling and allocation algorithms while mapping assembly code onto FPGAs. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:397-400 [Conf]
  6. David Zaretsky, Gaurav Mittal, Robert P. Dick, Prith Banerjee
    Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:595-601 [Conf]
  7. David Zaretsky, Gaurav Mittal, Robert P. Dick, Prith Banerjee
    Generation of Control and Data Flow Graphs from Scheduled and Pipelined Assembly Code. [Citation Graph (0, 0)][DBLP]
    LCPC, 2005, pp:76-90 [Conf]
  8. David Zaretsky, Gaurav Mittal, Robert P. Dick, Prith Banerjee
    Dynamic Template Generation for Resource Sharing in Control and Data Flow Graphs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:465-468 [Conf]
  9. Prithviraj Banerjee, Malay Haldar, Anshuman Nayak, Victor Kim, Vikram Saxena, Steven Parkes, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi, David Zaretsky, R. Anderson, J. R. Uribe
    Overview of a compiler for synthesizing MATLAB programs onto FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:3, pp:312-324 [Journal]
  10. Gaurav Mittal, David Zaretsky, Xiaoyong Tang, Prithviraj Banerjee
    An Overview of a Compiler for Mapping Software Binaries to Hardware. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:11, pp:1177-1190 [Journal]

  11. Streaming implementation of a sequential decompression algorithm on an FPGA. [Citation Graph (, )][DBLP]


  12. A software pipelining algorithm in high-level synthesis for FPGA architectures. [Citation Graph (, )][DBLP]


Search in 0.204secs, Finished in 0.205secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002