Search the dblp DataBase
José L. Huertas :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
José M. Quintana , Maria J. Avedillo , Maria P. Parra , José L. Huertas Optimum PLA folding through boolean satisfiability. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 1995, pp:- [Conf ] Antonio J. Acosta , Manuel J. Bellido , Manuel Valencia , Angel Barriga Barrios , Raúl Jiménez , José L. Huertas New CMOS VLSI linear self-timed architectures. [Citation Graph (0, 0)][DBLP ] ASYNC, 1995, pp:14-23 [Conf ] Gloria Huertas , Diego Vázquez , Eduardo J. Peralías , Adoración Rueda , José L. Huertas Testing mixed-signal cores: practical oscillation-based test in an analog macrocell. [Citation Graph (0, 0)][DBLP ] Asian Test Symposium, 2000, pp:31-38 [Conf ] Manuel Martínez , Maria J. Avedillo , José M. Quintana , José L. Huertas A Dynamic Model for the State Assignment Problem. [Citation Graph (0, 0)][DBLP ] DATE, 1998, pp:835-839 [Conf ] Manuel Martínez , Maria J. Avedillo , José M. Quintana , José L. Huertas An Algorithm for Face-Constrained Encoding of Symbols Using Minimum Code Length. [Citation Graph (0, 0)][DBLP ] DATE, 1999, pp:521-525 [Conf ] Eduardo J. Peralías , Antonio J. Acosta , Adoración Rueda , José L. Huertas A Vhdl-Based Methodology for Design and Verification of Pipeline A/D Converters. [Citation Graph (0, 0)][DBLP ] DATE, 2000, pp:534-538 [Conf ] Juan A. Prieto , Adoración Rueda , Ian A. Grout , Eduardo J. Peralías , José L. Huertas , Andrew M. D. Richardson An Approach to Realistic Fault Prediction and Layout Design for Testability in Analog Circuits. [Citation Graph (0, 0)][DBLP ] DATE, 1998, pp:905-0 [Conf ] Diego Vázquez , Gildas Leger , Gloria Huertas , Adoración Rueda , José L. Huertas A Method for Parameter Extraction of Analog Sine-Wave Signals for Mixed-Signal Built-In-Self-Test Applications. [Citation Graph (0, 0)][DBLP ] DATE, 2004, pp:298-305 [Conf ] Gloria Huertas , Diego Vázquez , Adoración Rueda , José L. Huertas Practical Oscillation-Based Test in Analog Integrated Filters: Experimental Results. [Citation Graph (0, 0)][DBLP ] DELTA, 2002, pp:18-24 [Conf ] Francisco V. Fernández , Ángel Rodríguez-Vázquez , J. D. Martín , José L. Huertas Accuate simplification of large symbolic formulae. [Citation Graph (0, 0)][DBLP ] ICCAD, 1992, pp:318-321 [Conf ] Maria J. Avedillo , José M. Quintana , José L. Huertas Robust frequency divider based on resonant tunneling devices. [Citation Graph (0, 0)][DBLP ] ISCAS (3), 2005, pp:2647-2650 [Conf ] Maria J. Avedillo , José M. Quintana , José L. Huertas Easily Testable PLA-based FSMS. [Citation Graph (0, 0)][DBLP ] ISCAS, 1993, pp:1603-1606 [Conf ] F. Medeiro , Maria Belen Pérez-Verdú , Ángel Rodríguez-Vázquez , José L. Huertas A Tool for Automated Design of Sigma-Delta Modulators Using Statistical Optimization. [Citation Graph (0, 0)][DBLP ] ISCAS, 1993, pp:1373-1376 [Conf ] F. Medeiro , Maria Belen Pérez-Verdú , Ángel Rodríguez-Vázquez , José L. Huertas Modeling OpAmp-Induced Harmonic Distorition for Switched-Capacitor Sigma-Delta Modulator Design. [Citation Graph (0, 0)][DBLP ] ISCAS, 1994, pp:445-448 [Conf ] Juan A. Prieto , José M. Quintana , Adoración Rueda , José L. Huertas An Algorithm for the Place-and-Route Problem in the Layout of Analog Circuits. [Citation Graph (0, 0)][DBLP ] ISCAS, 1994, pp:491-494 [Conf ] R. Rodriguez-Macias , Francisco V. Fernández , Ángel Rodríguez-Vázquez , José L. Huertas A Tool for Fast Mismatch Analysis of Analog Circuits. [Citation Graph (0, 0)][DBLP ] ISCAS, 1995, pp:2148-2151 [Conf ] Diego Vázquez , Adoración Rueda , José L. Huertas A Low-Cost Strategy for Testing Analog Filters. [Citation Graph (0, 0)][DBLP ] ISCAS, 1994, pp:123-126 [Conf ] Alberto Yufera , Adoración Rueda , José L. Huertas A Study of the Sensitivity of Switched-Current Wave Analog Filters to Mismatching and Clock-Feedthrough Errors. [Citation Graph (0, 0)][DBLP ] ISCAS, 1994, pp:317-320 [Conf ] Eduardo J. Peralías , Adoración Rueda , José L. Huertas Structural testing of pipelined analog to digital converters. [Citation Graph (0, 0)][DBLP ] ISCAS (1), 2001, pp:436-439 [Conf ] Diego Vázquez , Gloria Huertas , Gildas Leger , Adoración Rueda , José L. Huertas Practical solutions for the application of the oscillation-based-test in analog integrated circuits. [Citation Graph (0, 0)][DBLP ] ISCAS (1), 2002, pp:589-592 [Conf ] José M. Quintana , Maria J. Avedillo , José L. Huertas Simplified Reed-Muller expressions for residue threshold functions. [Citation Graph (0, 0)][DBLP ] ISCAS (4), 2002, pp:599-602 [Conf ] Gloria Huertas , Diego Vázquez , Adoración Rueda , José L. Huertas Effective oscillation-based test for application to a DTMF filter bank. [Citation Graph (0, 0)][DBLP ] ITC, 1999, pp:549-555 [Conf ] Bozena Kaminska , Karim Arabi , I. Bell , José L. Huertas , B. Kim , Adoración Rueda , Mani Soma , Prashant Goteti Analog and Mixed-Signal Benchmark Circuits-First Release. [Citation Graph (0, 0)][DBLP ] ITC, 1997, pp:183-190 [Conf ] Eduardo J. Peralías , Adoración Rueda , Juan A. Prieto , José L. Huertas DfT and on-line test of high-performance data converters: a practical case. [Citation Graph (0, 0)][DBLP ] ITC, 1998, pp:534-0 [Conf ] Gloria Huertas , Diego Vázquez , Adoración Rueda , José L. Huertas Built-In Self-Test in Mixed-Signal ICs: A DTMF Macrocell. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2000, pp:568-571 [Conf ] T. A. García , Antonio J. Acosta , José L. Huertas , J. M. Mora , J. Ramos Self-Timed Boundary-Scan Cells for Multi-Chip Module Test. [Citation Graph (0, 0)][DBLP ] VTS, 1998, pp:92-97 [Conf ] Eduardo J. Peralías , Gloria Huertas , Adoración Rueda , José L. Huertas Self-Testable Pipelined ADC with Low Hardware Overhead. [Citation Graph (0, 0)][DBLP ] VTS, 2001, pp:272-278 [Conf ] Eduardo J. Peralías , Adoración Rueda , José L. Huertas A DFT Technique for Analog-to-Digital Converters with digital correction. [Citation Graph (0, 0)][DBLP ] VTS, 1997, pp:302-307 [Conf ] Diego Vázquez , Gloria Huertas , Gildas Leger , Adoración Rueda , José L. Huertas Practical Solutions for the Application of the Oscillation-Based-Test: Start-Up and On-Chip Evaluation. [Citation Graph (0, 0)][DBLP ] VTS, 2002, pp:433-438 [Conf ] Diego Vázquez , José L. Huertas , Adoración Rueda Reducing the impact of DFT on the performance of analog integrated circuits: improved sw-op amp design. [Citation Graph (0, 0)][DBLP ] VTS, 1996, pp:42-47 [Conf ] Diego Vázquez , Adoración Rueda , José L. Huertas A solution for the on-line test of analog ladder filters. [Citation Graph (0, 0)][DBLP ] VTS, 1995, pp:48-53 [Conf ] J. I. Acha , José L. Huertas On Input and Next-State Equations of the R-S Type M -Stable. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1976, v:25, n:7, pp:759-763 [Journal ] José L. Huertas , J. I. Acha Self-Synchronization of Asynchronous Sequential Circutis Employing a General Clock Function. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1976, v:25, n:3, pp:297-300 [Journal ] Manuel Valencia , Manuel J. Bellido , José L. Huertas , Antonio J. Acosta , Santiago Sánchez-Solano Modular Asynchronous Arbiter Insensitive to Metastability. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1995, v:44, n:12, pp:1456-1461 [Journal ] Gloria Huertas , Diego Vázquez , Adoración Rueda , José L. Huertas Oscillation-based test in bandpass oversampled A/D converters. [Citation Graph (0, 0)][DBLP ] Microelectronics Journal, 2003, v:34, n:10, pp:927-936 [Journal ] Search in 0.006secs, Finished in 0.423secs