The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shilpa Bhoj: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shilpa Bhoj, Dinesh Bhatia
    Thermal Modeling and Temperature Driven Placement for FPGAs. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1053-1056 [Conf]
  2. Sanjay Pratap Singh, Shilpa Bhoj, Dheera Balasubramanian, Tanvi Nagda, Dinesh Bhatia, Poras T. Balsara
    Generic Network Interfaces for Plug and Play NoC Based Architecture. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:287-298 [Conf]

  3. Pre-route Interconnect Capacitance and Power Estimation in FPGAs. [Citation Graph (, )][DBLP]


  4. Thermal aware FPGA architectures and CAD. [Citation Graph (, )][DBLP]


  5. A dynamic temperature control simulation system for FPGAs. [Citation Graph (, )][DBLP]


  6. Early stage FPGA interconnect leakage power estimation. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002