The SCEAS System
Navigation Menu

Search the dblp DataBase


Jyh-Herng Wang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chih-Yang Peng, Wen-Chang Chao, Yao-Wen Chang, Jyh-Herng Wang
    Simultaneous block and I/O buffer floorplanning for flip-chip design. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:213-218 [Conf]
  2. Jyh-Herng Wang, Jen-Teng Fan, Wu-Shiung Feng
    An Accurate Time-Domain Current Waveform Simulator for VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    EDAC-ETC-EUROASIC, 1994, pp:562-566 [Conf]
  3. Jia-Wei Fang, I-Jye Lin, Ping-Hung Yuh, Yao-Wen Chang, Jyh-Herng Wang
    A routing algorithm for flip-chip design. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:753-758 [Conf]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002