The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Dinesh Ramanathan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dinesh Ramanathan, Ravindra Jejurikar, Rajesh K. Gupta
    Timing driven co-design of networked embedded systems. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2000, pp:117-122 [Conf]
  2. Dinesh Ramanathan, Ali Dasdan, Rajesh K. Gupta
    Timing-driven HW/SW codesign based on task structuring and process timing simulation. [Citation Graph (0, 0)][DBLP]
    CODES, 1999, pp:203-207 [Conf]
  3. Ali Dasdan, Dinesh Ramanathan, Rajesh K. Gupta
    Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:263-268 [Conf]
  4. Dinesh Ramanathan, Rajesh K. Gupta
    System Level Online Power Management Algorithms. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:606-605 [Conf]
  5. Dinesh Ramanathan, Sandy Irani, Rajesh K. Gupta
    Latency Effects of System Level Power Management Algorithms. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2000, pp:350-356 [Conf]
  6. Dinesh Ramanathan, Rajesh K. Gupta, Raymond Roth
    Interfacing Hardware and Software Using C++ Class Libraries. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:445-0 [Conf]
  7. Dinesh Ramanathan, Sandy Irani, Rajesh K. Gupta
    An analysis of system level power management algorithms and theireffects on latency. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:3, pp:291-305 [Journal]
  8. Ali Dasdan, Dinesh Ramanathan, Rajesh K. Gupta
    A timing-driven design and validation methodology for embedded real-time systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:4, pp:533-553 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002