|
Search the dblp DataBase
Dinesh Ramanathan:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Dinesh Ramanathan, Ravindra Jejurikar, Rajesh K. Gupta
Timing driven co-design of networked embedded systems. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2000, pp:117-122 [Conf]
- Dinesh Ramanathan, Ali Dasdan, Rajesh K. Gupta
Timing-driven HW/SW codesign based on task structuring and process timing simulation. [Citation Graph (0, 0)][DBLP] CODES, 1999, pp:203-207 [Conf]
- Ali Dasdan, Dinesh Ramanathan, Rajesh K. Gupta
Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems. [Citation Graph (0, 0)][DBLP] DAC, 1998, pp:263-268 [Conf]
- Dinesh Ramanathan, Rajesh K. Gupta
System Level Online Power Management Algorithms. [Citation Graph (0, 0)][DBLP] DATE, 2000, pp:606-605 [Conf]
- Dinesh Ramanathan, Sandy Irani, Rajesh K. Gupta
Latency Effects of System Level Power Management Algorithms. [Citation Graph (0, 0)][DBLP] ICCAD, 2000, pp:350-356 [Conf]
- Dinesh Ramanathan, Rajesh K. Gupta, Raymond Roth
Interfacing Hardware and Software Using C++ Class Libraries. [Citation Graph (0, 0)][DBLP] ICCD, 2000, pp:445-0 [Conf]
- Dinesh Ramanathan, Sandy Irani, Rajesh K. Gupta
An analysis of system level power management algorithms and theireffects on latency. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:3, pp:291-305 [Journal]
- Ali Dasdan, Dinesh Ramanathan, Rajesh K. Gupta
A timing-driven design and validation methodology for embedded real-time systems. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:4, pp:533-553 [Journal]
Search in 0.003secs, Finished in 0.003secs
|