The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kenneth Yan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kenneth Yan
    Practical logic synthesis for CPLDs and FPGAs with PLA-style logic blocks. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:231-234 [Conf]
  2. Charles J. Alpert, Tony F. Chan, Dennis J.-H. Huang, Igor L. Markov, Kenneth Yan
    Quadratic Placement Revisited. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:752-757 [Conf]
  3. Jason Cong, Kenneth Yan
    Synthesis for FPGAs with embedded memory blocks. [Citation Graph (0, 0)][DBLP]
    FPGA, 2000, pp:75-82 [Conf]
  4. Charles J. Alpert, Tony F. Chan, Dennis J.-H. Huang, Andrew B. Kahng, Igor L. Markov, Pep Mulet, Kenneth Yan
    Faster minimization of linear wirelength for global placement. [Citation Graph (0, 0)][DBLP]
    ISPD, 1997, pp:4-11 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002