The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Juho Kim: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hidetoshi Onodera, Andrew B. Kahng, Wayne Wei-Ming Dai, Sani R. Nassif, Juho Kim, Akira Tanabe, Toshihiro Hattori
    Beyond the red brick wall (panel): challenges and solutions in 50nm physical design. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:267-268 [Conf]
  2. Juho Kim, Cyrus Bamji, Yanbin Jiang, Sachin S. Sapatnekar
    Concurrent transistor sizing and buffer insertion by considering cost-delay tradeoffs. [Citation Graph (0, 0)][DBLP]
    ISPD, 1997, pp:130-135 [Conf]
  3. Juho Kim, David Hung-Chang Du
    Performance optimization by gate sizing and path sensitization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:5, pp:459-462 [Journal]
  4. Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji, Juho Kim
    Interleaving buffer insertion and transistor sizing into a single optimization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:4, pp:625-633 [Journal]

  5. Automatic retargeting of web page content. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002