The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Woo-Young Choi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chang-Kyung Seong, Seung-Woo Lee, Woo-Young Choi
    A 1.25-Gb/s digitally-controlled dual-loop clock and data recovery circuit with enhanced phase resolution. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  2. Pyung-Su Han, Woo-Young Choi
    1.25/2.5-Gb/s burst-mode clock recovery circuit with a novel dual bit-rate structure in 0.18µm CMOS. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002