The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bernd Wurth: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bernhard M. Riess, Heiko A. Giselbrecht, Bernd Wurth
    A new K-way partitioning approach for multiple types of FPGAs. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1995, pp:- [Conf]
  2. Christian Legl, Bernd Wurth, Klaus Eckl
    A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:730-733 [Conf]
  3. Bernhard Rohfleisch, Alfred Kölbl, Bernd Wurth
    Reducing Power Dissipation after Technology Mapping by Structural Transformations. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:789-794 [Conf]
  4. Bernhard Rohfleisch, Bernd Wurth, Kurt Antreich
    Logic Clause Analysis for Delay Optimization. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:668-672 [Conf]
  5. Bernd Wurth, Klaus Eckl, Kurt Antreich
    Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:54-59 [Conf]
  6. Michael Münch, Norbert Wehn, Bernd Wurth, Renu Mehra, Jim Sproch
    Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:624-0 [Conf]
  7. Bernd Wurth, Norbert Wehn
    Efficient Calculation of Boolean Relations for Multi-Level Logic Optimization. [Citation Graph (0, 0)][DBLP]
    EDAC-ETC-EUROASIC, 1994, pp:630-634 [Conf]
  8. Christian Legl, Klaus Eckl, Bernd Wurth
    Performance-Directed Technology-Mapping for LUT-Based FPGAs - What Role Do Decomposition and Covering Play? [Citation Graph (0, 0)][DBLP]
    FPL, 1996, pp:14-23 [Conf]
  9. Peter H. Schneider, Ulf Schlichtmann, Bernd Wurth
    Fast Power Estimation of Large Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:70-78 [Journal]
  10. Bernd Wurth, Ulf Schlichtmann, Klaus Eckl, Kurt Antreich
    Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1999, v:4, n:3, pp:313-350 [Journal]
  11. Christian Legl, Bernd Wurth, Klaus Eckl
    Computing support-minimal subfunctions during functional decomposition. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1998, v:6, n:3, pp:354-363 [Journal]

Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002