The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bakhtiar Affendi Rosdi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bakhtiar Affendi Rosdi, Atsushi Takahashi
    Low area pipelined circuits by multi-clock cycle paths and clock scheduling. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:260-265 [Conf]

  2. Replacement of Register with Delay Element for Reducing the Area of Pipelined Circuits. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002