|
Search the dblp DataBase
Mustafa Karaköy:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Ozcan Ozturk, Mahmut T. Kandemir, G. Chen, Mary Jane Irwin, Mustafa Karaköy
Customized on-chip memories for embedded chip multiprocessors. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:743-748 [Conf]
- Mahmut T. Kandemir, Ozcan Ozturk, Mustafa Karaköy
Dynamic on-chip memory management for chip multiprocessors. [Citation Graph (0, 0)][DBLP] CASES, 2004, pp:14-23 [Conf]
- Ozcan Ozturk, Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
Compiler-Directed Variable Latency Aware SPM Management to CopeWith Timing Problems. [Citation Graph (0, 0)][DBLP] CGO, 2007, pp:232-243 [Conf]
- Ismail Kadayif, Mahmut T. Kandemir, Mustafa Karaköy
An energy saving strategy based on adaptive loop parallelization. [Citation Graph (0, 0)][DBLP] DAC, 2002, pp:195-200 [Conf]
- Wei Zhang 0002, Guangyu Chen, Mahmut T. Kandemir, Mustafa Karaköy
Interprocedural optimizations for improving data cache performance of array-intensive embedded applications. [Citation Graph (0, 0)][DBLP] DAC, 2003, pp:887-892 [Conf]
- Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
A Constraint Network Based Approach to Memory Layout Optimization. [Citation Graph (0, 0)][DBLP] DATE, 2005, pp:1156-1161 [Conf]
- Guilin Chen, Ozcan Ozturk, Mahmut T. Kandemir, Mustafa Karaköy
Dynamic scratch-pad memory management for irregular array access patterns. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:931-936 [Conf]
- Mahmut T. Kandemir, Wei Zhang 0002, Mustafa Karaköy
Runtime Code Parallelization for On-Chip Multiprocessors. [Citation Graph (0, 0)][DBLP] DATE, 2003, pp:10510-10515 [Conf]
- Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
A Data-Centric Approach to Checksum Reuse for Array-Intensive Applications. [Citation Graph (0, 0)][DBLP] DSN, 2005, pp:316-325 [Conf]
- Feihui Li, Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
Exploiting last idle periods of links for network power management. [Citation Graph (0, 0)][DBLP] EMSOFT, 2005, pp:134-137 [Conf]
- Ismail Kadayif, Mahmut T. Kandemir, Alok N. Choudhary, Mustafa Karaköy
An Energy-Oriented Evaluation of Communication Optimizations for Microcensor Networks. [Citation Graph (0, 0)][DBLP] Euro-Par, 2003, pp:279-286 [Conf]
- Ozcan Ozturk, Mahmut T. Kandemir, Seung Woo Son, Mustafa Karaköy
Selective code/data migration for reducing communication energy in embedded MpSoC architectures. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2006, pp:386-391 [Conf]
- Ozcan Ozturk, G. Chen, Mahmut T. Kandemir, Mustafa Karaköy
Cache miss clustering for banked memory systems. [Citation Graph (0, 0)][DBLP] ICCAD, 2006, pp:244-250 [Conf]
- Wei Zhang 0002, Mustafa Karaköy, Mahmut T. Kandemir, Guangyu Chen
A compiler approach for reducing data cache energy. [Citation Graph (0, 0)][DBLP] ICS, 2003, pp:76-85 [Conf]
- Ozcan Ozturk, G. Chen, Mahmut T. Kandemir, Mustafa Karaköy
An Integer Linear Programming Based Approach to Simultaneous Memory Space Partitioning and Data Allocation for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP] ISVLSI, 2006, pp:50-58 [Conf]
- Jamshid Dehmeshki, Mustafa Karaköy, Manlio Valdivieso Casique
A Rule-Based Scheme for Filtering Examples from Majority Class in an Imbalanced Training Set. [Citation Graph (0, 0)][DBLP] MLDM, 2003, pp:215-223 [Conf]
- Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
Memory Space Conscious Loop Iteration Duplication for Reliable Execution. [Citation Graph (0, 0)][DBLP] SAS, 2005, pp:52-69 [Conf]
- Priya Unnikrishnan, Guangyu Chen, Mahmut T. Kandemir, Mustafa Karaköy, Ibrahim Kolcu
Loop Transformations for Reducing Data Space Requirements of Resource-Constrained Applications. [Citation Graph (0, 0)][DBLP] SAS, 2003, pp:383-400 [Conf]
- Feihui Li, Guilin Chen, Mahmut T. Kandemir, Ozcan Ozturk, Mustafa Karaköy, R. Ramanarayanan, Balaji Vaidyanathan
A Process Scheduler-Based Approach to NoC Power Management. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:77-82 [Conf]
- Wei Zhang 0002, Mahmut T. Kandemir, Mustafa Karaköy, Guangyu Chen
Reducing data cache leakage energy using a compiler-based approach. [Citation Graph (0, 0)][DBLP] ACM Trans. Embedded Comput. Syst., 2005, v:4, n:3, pp:652-678 [Journal]
- Ismail Kadayif, Mahmut T. Kandemir, Guilin Chen, Ozcan Ozturk, Mustafa Karaköy, Ugur Sezer
Optimizing Array-Intensive Applications for On-Chip Multiprocessors. [Citation Graph (0, 0)][DBLP] IEEE Trans. Parallel Distrib. Syst., 2005, v:16, n:5, pp:396-411 [Journal]
- G. Chen, Mahmut T. Kandemir, Mustafa Karaköy
A Constraint Network Based Approach to Memory Layout Optimization [Citation Graph (0, 0)][DBLP] CoRR, 2007, v:0, n:, pp:- [Journal]
Profiler and compiler assisted adaptive I/O prefetching for shared storage caches. [Citation Graph (, )][DBLP]
Improving I/O Performance of Applications through Compiler-Directed Code Restructuring. [Citation Graph (, )][DBLP]
Computation mapping for multi-level storage cache hierarchies. [Citation Graph (, )][DBLP]
Cashing in on hints for better prefetching and caching in PVFS and MPI-IO. [Citation Graph (, )][DBLP]
Integrated code and data placement in two-dimensional mesh based chip multiprocessors. [Citation Graph (, )][DBLP]
Improving I/O performance through compiler-directed code restructuring and adaptive prefetching. [Citation Graph (, )][DBLP]
Improving disk reuse for reducing power consumption. [Citation Graph (, )][DBLP]
A compiler-directed data prefetching scheme for chip multiprocessors. [Citation Graph (, )][DBLP]
Prefetch throttling and data pinning for improving performance of shared caches. [Citation Graph (, )][DBLP]
Search in 0.005secs, Finished in 0.006secs
|