Search the dblp DataBase
Stefan Rusu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Stefan Rusu, Manoj Sachdev, Christer Svensson, B. Nauta
T3: Trends and Challenges in VLSI Technology Scaling towards 100nm. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2002, pp:16-17 [Conf] - Jason Stinson, Stefan Rusu
A 1.5GHz third generation itanium® 2 processor. [Citation Graph (0, 0)][DBLP]
DAC, 2003, pp:706-709 [Conf] - Utpal Desai, Simon Tam, Robert Kim, Ji Zhang, Stefan Rusu
Itanium processor clock design. [Citation Graph (0, 0)][DBLP]
ISPD, 2000, pp:94-98 [Conf] - Stefan Rusu, Manoj Sachdev, Christer Svensson, B. Nauta
Trends and Challenges in VLSI Technology Scaling towards 100nm (Tutorial Abstract). [Citation Graph (0, 0)][DBLP]
VLSI Design, 2002, pp:16-17 [Conf] - Stefan Rusu, Harry Muljono, Brian S. Cherkauer
Itanium 2 Processor 6M: Higher Frequency and Larger L3 Cache. [Citation Graph (0, 0)][DBLP]
IEEE Micro, 2004, v:24, n:2, pp:10-18 [Journal]
Search in 0.010secs, Finished in 0.010secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002