The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vineet Sahula: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vineet Sahula, C. P. Ravikumar, D. Nagchoudhuri
    Improvement of ASIC Design Processes. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2002, pp:105-112 [Conf]
  2. Vineet Sahula, C. P. Ravikumar
    The Hierarchical Concurrent Flow Graph Approach for Modeling and Analysis of Design Processes. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2001, pp:91-96 [Conf]
  3. Vineet Sahula, C. P. Ravikumar, D. Nagchoudhuri
    Improvement of ASIC Design Processes. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2002, pp:105-0 [Conf]

  4. Interactive Generalized Semi Markov Process Model for Evaluating Arbitration Schemes of SoC Bus Architectures. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002