The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Sang-yong Yoon: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sanggyu Park, Sang-yong Yoon, Soo-Ik Chae
    Reusable component IP design using refinement-based design environment. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:588-593 [Conf]
  2. Kyung-soo Oh, Sang-yong Yoon, Soo-Ik Chae
    Emulator Environment Based on an FPGA Prototyping Board. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2000, pp:72-77 [Conf]
  3. Sanggyu Park, Sang-yong Yoon, Soo-Ik Chae
    A Mixed-Level Virtual Prototyping Environment for Refinement-Based Design Environment. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2006, pp:63-68 [Conf]

  4. Implementation of a H.264 decoder with Template-based Communication Refinement. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002