The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Nishant Sinha: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Debasis Samanta, Ajit Pal, Nishant Sinha
    Synthesis of High Performance Low Power Dynamic CMOS Circuits. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2002, pp:99-104 [Conf]
  2. Sagar Chaki, Edmund M. Clarke, Nishant Sinha, Prasanna Thati
    Automated Assume-Guarantee Reasoning for Simulation Conformance. [Citation Graph (0, 0)][DBLP]
    CAV, 2005, pp:534-547 [Conf]
  3. Vineet Kahlon, Aarti Gupta, Nishant Sinha
    Symbolic Model Checking of Concurrent Programs Using Partial Orders and On-the-Fly Transactions. [Citation Graph (0, 0)][DBLP]
    CAV, 2006, pp:286-299 [Conf]
  4. Muralidhar Talupur, Nishant Sinha, Ofer Strichman, Amir Pnueli
    Range Allocation for Separation Logic. [Citation Graph (0, 0)][DBLP]
    CAV, 2004, pp:148-161 [Conf]
  5. Natasha Sharygina, Sagar Chaki, Edmund M. Clarke, Nishant Sinha
    Dynamic Component Substitutability Analysis. [Citation Graph (0, 0)][DBLP]
    FM, 2005, pp:512-528 [Conf]
  6. Sagar Chaki, Nishant Sinha
    Assume-Guarantee Reasoning for Deadlock. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2006, pp:134-144 [Conf]
  7. Edmund M. Clarke, Natasha Sharygina, Nishant Sinha
    Program Compatibility Approaches. [Citation Graph (0, 0)][DBLP]
    FMCO, 2005, pp:243-258 [Conf]
  8. Sagar Chaki, Edmund M. Clarke, Joël Ouaknine, Natasha Sharygina, Nishant Sinha
    State/Event-Based Software Model Checking. [Citation Graph (0, 0)][DBLP]
    IFM, 2004, pp:128-147 [Conf]
  9. Edmund M. Clarke, Himanshu Jain, Nishant Sinha
    Grand Challenge: Model Check Software. [Citation Graph (0, 0)][DBLP]
    VISSAS, 2005, pp:55-68 [Conf]
  10. Debasis Samanta, Nishant Sinha, Ajit Pal
    Synthesis of High Performance Low Power Dynamic CMOS Circuits. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2002, pp:99-104 [Conf]
  11. Flavio Lerda, Nishant Sinha, Michael Theobald
    Symbolic Model Checking of Software. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:89, n:3, pp:- [Journal]
  12. Sagar Chaki, Edmund M. Clarke, Joël Ouaknine, Natasha Sharygina, Nishant Sinha
    Concurrent software verification with states, events, and deadlocks. [Citation Graph (0, 0)][DBLP]
    Formal Asp. Comput., 2005, v:17, n:4, pp:461-483 [Journal]
  13. Nishant Sinha, Edmund M. Clarke
    SAT-Based Compositional Verification Using Lazy Learning. [Citation Graph (0, 0)][DBLP]
    CAV, 2007, pp:39-54 [Conf]

  14. Symbolic Program Analysis Using Term Rewriting and Generalization. [Citation Graph (, )][DBLP]


  15. Static data race detection for concurrent programs with asynchronous calls. [Citation Graph (, )][DBLP]


Search in 0.018secs, Finished in 0.019secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002