The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guoyong Shi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Guoyong Shi, C.-J. Richard Shi
    Parametric reduced order modeling for interconnect analysis. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:774-779 [Conf]
  2. Guoyong Shi, Bo Hu, C.-J. Richard Shi
    On symbolic model order reduction. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:7, pp:1257-1272 [Journal]
  3. C.-J. Richard Shi, Michael W. Tian, Guoyong Shi
    Efficient DC fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:7, pp:1392-1400 [Journal]

  4. A Graph Reduction Approach to Symbolic Circuit Analysis. [Citation Graph (, )][DBLP]


  5. Implementation of a Symbolic Circuit Simulator for Topological Network Analysis. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002