The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Muralidaran Vijayaraghavan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Nirav Dave, Kermin Fleming, Myron King, Michael Pellauer, Muralidaran Vijayaraghavan
    Hardware Acceleration of Matrix Multiplication on a Xilinx FPGA. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2007, pp:97-100 [Conf]
  2. Man Cheuk Ng, Muralidaran Vijayaraghavan, Nirav Dave, Arvind, Gopal Raghavan, Jamey Hicks
    From WiFi to WiMAX: Techniques for High-Level IP Reuse across Different OFDM Protocols. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2007, pp:71-80 [Conf]

  3. A-Ports: an efficient abstraction for cycle-accurate performance models on FPGAs. [Citation Graph (, )][DBLP]


  4. Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs. [Citation Graph (, )][DBLP]


  5. High-throughput Pipelined Mergesort. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002